

# M72-DVT

05/09/2007


1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
34		503014	ENGINEERING RELEASED	05/09/07	?


Page	Contents	Sync	Date
1	Table of Contents	N/A	N/A
2	System Block Diagram	DEREK	03/05/2007
3	Power Block Diagram	MARK	03/05/2007
4	BOM Configuration	JAMES	03/05/2007
5	Revision History	JAMES	03/05/2007
6	Power Conn / Alias	MARK	03/05/2007
7	Functional / ICT Test	JAMES	03/05/2007
8	GROUNDING ALIASES	MARK	03/05/2007
9	CPU FSB	JAMES	03/05/2007
10	CPU Power & Ground	MARK	03/05/2007
11	CPU Decoupling & VID	MARK	03/05/2007
12	eXtended Debug Port (XDP)	JAMES	03/05/2007
13	NB CPU Interface	T9_MLB_NOMIE	03/05/2007
14	NB PEG / Video Interfaces	T9_MLB_NOMIE	03/05/2007
15	NB Misc Interfaces	T9_MLB_NOMIE	03/05/2007
16	NB DDR2 Interfaces	T9_MLB_NOMIE	03/05/2007
17	NB Power 1	T9_MLB_NOMIE	03/05/2007
18	NB Power 2	T9_MLB_NOMIE	03/05/2007
19	NB Grounds	T9_MLB_NOMIE	03/05/2007
20	NB Standard Decoupling	JAMES	03/05/2007
21	NB Graphics Decoupling	JAMES	03/05/2007
22	SB Enet, Disk, FSB, LPC	DAVE	03/05/2007
23	SB PCI, PCIe, DMI, USB	DAVE	03/05/2007
24	SB Pwr Mgt, GPIO, Clink	DAVE	03/05/2007
25	SB Power & Ground	DAVE	03/05/2007
26	SB Decoupling	DAVE	03/05/2007
27	SB Misc	DAVE	03/05/2007
28	Clock (CK505)	JAMES	03/05/2007
29	Clock Termination	JAMES	03/05/2007
30	DDR2 SO-DIMM Connector A	JAMES	03/05/2007
31	DDR2 SO-DIMM Connector B	JAMES	03/05/2007
32	Memory Active Termination	JAMES	03/05/2007
33	PCI-E MiniCard Connector	DOUG	03/05/2007
34	Ethernet (Yukon)	DOUG	03/05/2007
35	YUKON/ULTRA SUPPORT	DOUG	03/05/2007
36	ETHERNET CONNECTOR	DOUG	03/05/2007
37	FW: 1394B CONTROLLER	DOUG	03/05/2007
38	FW: 1394B MISC	DOUG	03/05/2007
39	FIREWIRE CONNECTORS	DOUG	03/05/2007
40	PATA Connector	DAVE	03/05/2007
41	SATA Connectors	DOUG	03/06/2007
42	EXTERNAL USB CONNECTORS	DOUG	03/05/2007
43	Internal USB Connections	DOUG	03/05/2007
44	SMC	DAVE	03/05/2007
45	SMC Support	DAVE	03/05/2007

Page	Contents	Sync	Date
46	LPC+ Debug Connector	DAVE	03/05/2007
47	SMBUS CONNECTIONS	DAVE	03/05/2007
48	Current & Voltage Sensing	DAVE	03/05/2007
49	Thermal Sensors	DAVE	03/05/2007
50	HD AND OD FAN	DAVE	03/05/2007
51	CPU FAN	DAVE	03/05/2007
52	ALS Support	DAVE	03/05/2007
53	SPI BootROM	DAVE	03/05/2007
54	POWER SEQUENCING BLOCK DIAGRAM	MARK	03/05/2007
55	PGOOD and Power Sequencing	MARK	03/05/2007
56	IMVP6 CPU VCore Regulator	MARK	03/05/2007
57	IMVP6 3RD PHASE	MARK	03/05/2007
58	1.5V / 1.05V SUPPLIES	MARK	03/05/2007
59	1.25V / MCH CORE SUPPLIES	MARK	03/05/2007
60	1.8V S3 / 0.9V S0 SUPPLIES	MARK	03/05/2007
61	5V S5 / 3.3V S3 SUPPLIES	MARK	03/05/2007
62	3.3V / 2.5V POWER SUPPLIES	MARK	03/05/2007
63	S3 & S0 FETs	MARK	03/05/2007
64	MXM PCI-E & PWR	MINGLING	03/05/2007
65	MXM I/O	MINGLING	03/05/2007
66	INTERNAL DISPLAY CONNS	MINGLING	03/05/2007
67	Analog Video Support	MINGLING	03/05/2007
68	External Display Conns	MINGLING	03/05/2007
69	MLB: AUDIO CONNECTOR	DEREK	03/05/2007
70	CPU/FSB Constraints	JONATHAN	03/05/2007
71	NB Constraints	JONATHAN	03/05/2007
72	Memory Constraints	JONATHAN	03/05/2007
73	SB Constraints (1 of 2)	JONATHAN	03/05/2007
74	SB Constraints (2 of 2)	JONATHAN	03/05/2007
75	Clock Constraints	JONATHAN	03/05/2007
76	FireWire & SMC Constraints	JONATHAN	03/05/2007
77	M72/M78 SPECIFIC CONSTRAINTS	JONATHAN	03/05/2007
78	M72/M78 RULE DEFINITIONS	JONATHAN	03/05/2007
79	Cross Reference Page		
80	Cross Reference Page		
81	Cross Reference Page		
82	Cross Reference Page		
83	Cross Reference Page		
84	Cross Reference Page		
85	Cross Reference Page		
86	Cross Reference Page		
87	Cross Reference Page		

DRAWING  
TITLE=M72  
ABBREV=DRAWING  
LAST\_MODIFIED=Wed May 9 10:31:03 2007

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPTR	/	DESIGN CK	/
X.XX :	_____	ENG APPD	/	MFG APPD	/
X.XXX :	_____	QA APPD	/	DESIGNER	/
ANGLES :	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D
 THIRD ANGLE PROJECTION		DRAWING NUMBER		051-7228	REV. 34
					SHT 1 OF 118

www.laptop-schematics.com



**System Block Diagram**

SYNC\_MASTER=DEREK SYNC\_DATE=1/19/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	2	118	



BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7977	PCBA,MLB,M78,CTO,2.8G	24_INCH_LCD,2P8GHZ_CPU,BASIC,CR_E,V8
630-7976	PCBA,MLB,M78,BTR,2.4G	24_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7875	PCBA,MLB,M78,CTO,2.2G	24_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
607-0429	M78 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,XDP_CONN,LIT_IO,LPCPLUS,MMX_PWR_SENSE
630-7979	PCBA,MLB,M72,CTO,2.4G	20_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7978	PCBA,MLB,M72,BTR,2.2G	20_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
630-7874	PCBA,MLB,M72,GD,2.0G	20_INCH_LCD,2P0GHZ_CPU,BASIC,CR_STD,V6
607-0462	M72 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,ITP_CONN,LIT_IO,LPCPLUS,MMX_PWR_SENSE

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	5V1V8REG_SKIP,ALTERNATE,COMMON,ITP/XDP,MMX_ROM,NBCFG_PEG_REVERSE,YUKON_ULTRA
V6	LOW_TDP
V8	HIGH_TDP

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0430	1	IC,NB,CRESTLINE,FM,CO,QS	U1400	CRITICAL	
338S0427	1	IC,SB,ICH8M,B1,QS	U2300	CRITICAL	
359S0130	1	CK505 - SILEGO SLG2AP101	U2900	CRITICAL	
820-2149	1	PCB,FAB,IO ALIGNMENT,M72	IO1	CRITICAL	
069-2046	1	M72/M78 22UF CAP INTERCHANGEABILITY	DOC1		
825-6447	1	MLB LABEL,48.0X4.8	X14	CRITICAL	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7229	1	PCB,SCHEM,MLB,M78	SCH1		24_INCH_LCD
820-2110	1	PCB,FAB,MLB,M78,HF	MLB1		24_INCH_LCD
341T0049	1	IC,SMC,M78	U4900	CRITICAL	24_INCH_LCD
114S0307	1	RES,8.25K,0402,1%,1/16W,LF	R7117		24_INCH_LCD
132S0010	1	CAP,CER,390PF,10%,50V,0402	C7113		24_INCH_LCD
132S0178	1	CAP,CER,0.47UF,10%,6.3V,0402	C7128		24_INCH_LCD
132S0082	1	CAP,CER,0.068UF,10%,16V,0402	C7134		24_INCH_LCD
341S2117	1	IC,2K I2C EEPROM,MMX,M78	U8570	CRITICAL	24_INCH_LCD

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7228	1	PCB,SCHEM,MLB,M72	SCH1		20_INCH_LCD
820-2143	1	PCB,FAB,MLB,M72,HF	MLB1		20_INCH_LCD
341T0056	1	EPI ROM,M72/M78	U6100	CRITICAL	
341T0055	1	IC,SMC,M72	U4900	CRITICAL	20_INCH_LCD
114S0303	1	RES,7.5K,0402,1%,1/16W,LF	R7117		20_INCH_LCD
132S0205	1	CAP,CER,270PF,10%,50V,0402	C7113		20_INCH_LCD
132S0178	1	CAP,CER,0.47UF,10%,6.3V,0402	C7128		20_INCH_LCD
132S0082	1	CAP,CER,0.068UF,10%,10V,0402	C7134		20_INCH_LCD
341S2116	1	IC,2K I2C EEPROM,MMX,M72	U8570	CRITICAL	20_INCH_LCD

337S3438	1	IC,MDC,SR,E1,QS,2.8G,55W,800FSB,4M,PGA	CPU	CRITICAL	2P8GHZ_CPU
337S3436	1	IC,MDC,SR,E1,QS,2.6G,45W,800FSB,4M,PGA	CPU	CRITICAL	2P6GHZ_CPU
337S3435	1	IC,MDC,SR,E1,QS,2.4G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P4GHZ_CPU
337S3461	1	IC,MDC,SR,E1,QS,2.2G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P2GHZ_CPU
337S3460	1	IC,MDC,SR,E1,QS,2.0G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P0GHZ_CPU

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
337S3437	337S3436		CPU	CPU, 2.6G, 55W
124-0361	124-0339		C7490, C7491	CAP
371S0464	371S0154		D7624, D7664	DIODES

MMX\_PWR\_SENSE BOMOPTION CHANGE FOR PRODUCTION

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
107S0070	1	RES,0-OHM,2512	R5350		PRODUCTION
116S0090	2	RES,10K-OHM,5%,0402	C5358,C5359		PRODUCTION

BOM Configuration

SYNC\_MASTER=JAMES SYNC\_DATE=10/16/06

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	REV.
NONE	4	118	

8

7

6

5

4

3

2

1

PROTO REVIEW - 11/09/06

Preliminary

D

D

C

C

B

B

A

A

34	
SYNC_MASTER=JAMES	SYNC_DATE=10/16/06
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		5	118

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6

5


4

3

2

1

www.laptop-schematics.com



"S0" RAILS  
ONLY ON IN RUN

"S3" RAILS  
ON IN RUN AND SLEEP

"S5" RAILS  
ALWAYS ON WHEN UNIT HAS AC POWER (TRICKLE)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0082	1	RES, MF, 1/10W, 910OHM, 5, 0603, SMD, LF	R605		20_INCH_LCD
113S0095	1	RES, MF, 1/10W, 3.3KOHM, 5, 0603, SMD, LF	R605		24_INCH_LCD

Power Conn / Alias	
SYNC_MASTER=MARK	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	118
NONE	6		

FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

LAYOUT NOTE: PLACE NEAR J1000

LAYOUT NOTE: PLACE NEAR U1400

LAYOUT NOTE: PLACE NEAR U3700

LPC CONNECTOR

"S0" RAILS

NO TEST

Table of testpoints for J1000: FSB A L<6>, FSB ADSTB L<0>, FSB A L<27>, FSB ADSTB L<1>, FSB D L<0>, FSB DSTB L N<0>, FSB DSTB L P<0>, FSB DINV L<0>, FSB D L<16>, FSB DSTB L N<1>, FSB DSTB L P<1>, FSB DINV L<1>, FSB D L<41>, FSB DSTB L N<2>, FSB DSTB L P<2>, FSB DINV L<2>, FSB D L<59>, FSB DSTB L N<3>, FSB DSTB L P<3>, FSB DINV L<3>, FSB LOCK L, FSB CPURST L, CPU INIT L, CPU A20M L, CPU IGNNE L, CPU STPCLK L, CPU INTR, CPU NMI, CPU SMI L, FSB REQ L<0>, FSB REQ L<1>, FSB REQ L<2>, FSB REQ L<3>, FSB REQ L<4>, FSB CLK CPU P, FSB CLK CPU N.

Table of testpoints for U1400: FSB A L<6>, FSB ADSTB L<0>, FSB A L<27>, FSB ADSTB L<1>, FSB D L<0>, FSB DSTB L N<0>, FSB DSTB L P<0>, FSB DINV L<0>, FSB D L<16>, FSB DSTB L N<1>, FSB DSTB L P<1>, FSB DINV L<1>, FSB D L<41>, FSB DSTB L N<2>, FSB DSTB L P<2>, FSB DINV L<2>, FSB D L<59>, FSB DSTB L N<3>, FSB DSTB L P<3>, FSB DINV L<3>, FSB LOCK L, FSB HIT L, FSB HITM L, FSB BNR L, FSB BREQ0 L, FSB DBSY L, FSB DPMR L, FSB REQ L<0>, FSB REQ L<1>, FSB REQ L<2>, FSB REQ L<3>, FSB REQ L<4>, FSB CLK NB P, FSB CLK NB N, VR\_PWRGOOD\_DELAY, NB\_RESET L, NB\_CLK100M\_PCIE\_P, NB\_CLK100M\_PCIE\_N, DMI\_S2N\_N<0>, DMI\_S2N\_P<0>.

Table of testpoints for U3700: PCIE\_CLK100M\_ENET\_P, PCIE\_CLK100M\_ENET\_N, PCIE\_ENET\_R2D\_P, PCIE\_ENET\_R2D\_N, ENET\_RESET\_L, PCIE\_CLK100M\_FW\_P, PCIE\_CLK100M\_FW\_N, PCIE\_FW\_R2D\_P, PCIE\_FW\_R2D\_N, FW\_RESET\_L, PCIE\_CLK33M\_SMC, SMC\_LRESST\_L, SMC\_RESET\_L, LPC\_AD<1>, SMC\_S3M\_MEM\_NBVRIFA, SMC\_S3M\_MEM\_NBVRFB, MEM\_A\_DQ<7>, MEM\_A\_DQ<14>, MEM\_A\_DQ<16>, MEM\_A\_DQ<25>, MEM\_A\_DQ<39>, MEM\_A\_DQ<47>, MEM\_A\_DQ<54>, MEM\_A\_DQ<59>, MEM\_A\_DQS\_P<0>, MEM\_A\_DQS\_N<0>, MEM\_A\_DQS\_P<1>, MEM\_A\_DQS\_N<1>, MEM\_A\_DQS\_P<2>, MEM\_A\_DQS\_N<2>, MEM\_A\_DQS\_P<3>, MEM\_A\_DQS\_N<3>, MEM\_A\_DQS\_P<4>, MEM\_A\_DQS\_N<4>, MEM\_A\_DQS\_P<5>, MEM\_A\_DQS\_N<5>, MEM\_A\_DQS\_P<6>, MEM\_A\_DQS\_N<6>, MEM\_A\_DQS\_P<7>, MEM\_A\_DQS\_N<7>, MEM\_B\_DQ<6>, MEM\_B\_DQ<8>, MEM\_B\_DQ<23>, MEM\_B\_DQ<25>, MEM\_B\_DQ<38>, MEM\_B\_DQ<44>, MEM\_B\_DQ<48>, MEM\_B\_DQ<62>, MEM\_B\_DQS\_P<0>, MEM\_B\_DQS\_N<0>, MEM\_B\_DQS\_P<1>, MEM\_B\_DQS\_N<1>, MEM\_B\_DQS\_P<2>, MEM\_B\_DQS\_N<2>, MEM\_B\_DQS\_P<3>, MEM\_B\_DQS\_N<3>, MEM\_B\_DQS\_P<4>, MEM\_B\_DQS\_N<4>, MEM\_B\_DQS\_P<5>, MEM\_B\_DQS\_N<5>, MEM\_B\_DQS\_P<6>, MEM\_B\_DQS\_N<6>, MEM\_B\_DQS\_P<7>, MEM\_B\_DQS\_N<7>, PEG\_D2R\_P<7>, PEG\_D2R\_N<7>, CLINK\_NB\_CLK, CLINK\_NB\_DATA.

LAYOUT NOTE: PLACE NEAR U4000

Table of testpoints for U4000: PCIE\_CLK100M\_FW\_P, PCIE\_CLK100M\_FW\_N, PCIE\_FW\_R2D\_P, PCIE\_FW\_R2D\_N, FW\_RESET\_L.

LAYOUT NOTE: PLACE NEAR U4900

Table of testpoints for U4900: PCIE\_CLK33M\_SMC, SMC\_LRESST\_L, SMC\_RESET\_L, LPC\_AD<1>.

LAYOUT NOTE: PLACE NEAR U2100

Table of testpoints for U2100: SB\_CLK100M\_SATA\_P, SB\_CLK100M\_SATA\_N, IDE\_PDIO\_L, IDE\_PDIO\_V, IDE\_PDD<9>, PCIE\_MINI\_D2R\_P, PCIE\_MINI\_D2R\_N, PCIE\_ENET\_D2R\_P, PCIE\_ENET\_D2R\_N, PCIE\_FW\_D2R\_P, PCIE\_FW\_D2R\_N, DMI\_N2S\_P<0>, DMI\_N2S\_N<0>, SB\_CLK100M\_DMI\_P, SB\_CLK100M\_DMI\_N, PM\_SYSRST\_L, PM\_CLKRUN\_L, SB\_CLK14PM\_TIMER, SB\_CLK48M\_USBCNTRL, PCI\_CLK33M\_SB, SB\_RTC\_RST\_L, SATA\_A\_D2R\_P, SATA\_A\_D2R\_N, LPC\_AD<1>, USB\_CAMERA\_P, USB\_CAMERA\_N, USB\_IR\_P, USB\_IR\_N, USB\_BT\_P, USB\_BT\_N, SPI\_SCLK\_R, SPI\_SO, CLINK\_NB\_CLK, CLINK\_NB\_DATA.

Table of testpoints for LPC CONNECTOR: =PPV3\_S5\_LPCPLUS, =PPV5\_S0\_LPCPLUS, FWH\_INIT\_L, PCI\_CLK33M\_LPCPLUS, LPC\_AD<0>, LPC\_AD<1>, LPC\_AD<2>, LPC\_AD<3>, LPC\_FRAME\_L, PM\_CLKRUN\_L, BOOT\_LPC\_SPI\_L, SMC\_TMS, DEBUQ\_RESET\_L, SMC\_TRST\_L, SMC\_TDO, SMC\_MDI, SMC\_TX\_L, INT\_SERIRO, PM\_SUS\_STAT\_L, SMC\_TDI, SMC\_TCK, SMC\_RESET\_L, SMC\_NMI, SMC\_RX\_L, LINDACARD\_GPIO, 16 TP'S.

Table of testpoints for "S0" RAILS: PP0V9\_S0, PPVCORE\_CPU, PP1V8\_S0, PP2V5\_S0, PPMCH\_CORE\_S0, PP1V05\_S0, PP1V25\_S0, PP3V3\_S0, PP2V5\_S0, PP1V2V\_S0, PP1V5\_S0, "S3" RAILS, PP12V\_S3, PP1V8\_S3, PP3V3\_S3, PP5V\_S3, PM\_S4\_STATE\_L, "S5" RAILS, PP3V3\_S5, PP5V\_S5, PP12V\_S5, 3 TP'S, 5 TP'S.

Table of testpoints for NO TEST: TP\_NB\_NC<1>, TP\_NB\_NC<2>, TP\_NB\_NC<3>, TP\_NB\_NC<4>, TP\_NB\_NC<5>, TP\_LAN\_D2R<2>, TP\_CLKIN\_WLAN\_DATA, TP\_CK505\_PGMODE, TP\_PCI\_AD\_4, PCI\_SEBR\_L.

PWRK SEQUENCING

Table of testpoints for PWRK SEQUENCING: ALL\_SYS\_PWRGD, PM\_SB\_PWRK.

STARTUP (BOOT/WAKE) TIMING

Table of testpoints for STARTUP TIMING: IMVP\_VR\_ON, VR\_PWRGD\_CLKEN, VR\_PWRGOOD\_DELAY, PM\_SB\_PWRK.

SHUTDOWN/SLEEP TIMING

Table of testpoints for SHUTDOWN TIMING: PM\_SUS\_STAT\_L, PM\_SLP\_S3\_L, PM\_S4\_STATE\_L, ALL\_SYS\_PWRGD, CPU\_PWRGD.

"S3" RAILS

Table of testpoints for "S3" RAILS: PP12V\_S3, PP1V8\_S3, PP3V3\_S3, PP5V\_S3, PM\_S4\_STATE\_L.



"S5" RAILS

Table of testpoints for "S5" RAILS: PP3V3\_S5, PP5V\_S5, PP12V\_S5, 3 TP'S, 5 TP'S.

FOR ICT

Table of testpoints for FOR ICT: NB\_CLK100M\_PCIE\_N, FSB\_CLK\_NB\_N, TP\_NB\_CFG<13>, TP\_NB\_CFG<12>, TP\_NB\_CFG<18>, NB\_CFG<19>, PCI\_REQ1\_L, PCI\_REQ2\_L, SB\_CLK100M\_DMI\_N, TP\_CK505\_REP1, TP\_CK505\_PC11\_CLK, TP\_FW\_TCK, TP\_FW\_TMS, TP\_FW\_TDI, TP\_FW\_TDO, FW\_TRST\_L, TP\_FW\_SM, TP\_FW\_SE, TP\_FW\_NAND\_TREE, TP\_FW\_CE, SPI\_CS\_L<0>, SPI\_A\_SO\_R, TP\_NB\_RSVD<12>, TP\_NB\_RSVD<11>, TP\_NB\_RSVD<13>, TP\_NB\_RSVD<10>, NB\_CFG<3>, NB\_CFG<4>, NB\_CFG<5>, NB\_CFG<6>, NB\_CFG<7>, TP\_LVDS\_BKLT\_EN, ODD\_RST\_5VTOL\_L, SB\_RTC\_RST\_L, SB\_CLK100M\_DMI\_P, FW\_RESET\_L, SPI\_SCLK, ENET\_CLK25M\_XTALI, ENET\_CLK25M\_XTALO.

MISC GROUND VIAS - NEEDED?



Functional / ICT Test
SYNC\_MASTER=JAMES SYNC\_DATE=10/16/06
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3



2

1


### GND RAILS



### CHASSIS GND



NOTE:  
 PER EMC REQUIREMENTS, ALL CHASSIS GROUNDS ARE TIED DIRECTLY TO GND



Preliminary

**GROUNDING ALIASES**  
 SYNC\_MASTER=MARK SYNC\_DATE=(10/02/2006)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		9	118

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A






LAYOUT NOTE:  
 COMP0,2 CONNECT WITH ZO=27.4OHM,  
 MAKE TRACE LENGTH SHORTER THAN 0.5".  
 COMP1,3 CONNECT WITH ZO=55OHM,  
 MAKE TRACE LENGTH SHORTER THAN 0.5".

NOTE: SYNCED FROM T9\_MLB, CHANGED SOCKET TO 511S0038 (P)

**CPU FSB**  
 SYNC\_MASTER=JAMES SYNC\_DATE=11/09/06  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7228</b>	REV. <b>34</b>
	SCALE NONE	SHEET <b>10</b>	OF <b>118</b>

www.laptop-schematics.com



(CPU CORE POWER)  
 =PPVCORE\_S0\_CPU 6 11 12 53  
 44 A (SV Design Target)  
 41 A (SV HFM)  
 30.4 A (SV LFM)  
 23 A (LV Design Target)

(CPU IO POWER 1.05V)  
 =PP1V05\_S0\_CPU 6 10 12 13 50  
 4500 mA (before VCC stable)  
 2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)  
 =PP1V5\_S0\_CPU 6 12  
 130 mA

VID0 AD6 CPU VID<0> 12 100  
 VID1 AE5 CPU VID<1> 12 100  
 VID2 AE5 CPU VID<2> 12 100  
 VID3 AE4 CPU VID<3> 12 100  
 VID4 AE3 CPU VID<4> 12 100  
 VID5 AE1 CPU VID<5> 12 100  
 VID6 AE2 CPU VID<6> 12 100

VCCSENSE AF7 CPU VCCSENSE\_P  
 VSSSENSE AE7 CPU VCCSENSE\_N

R1100  
 100  
 1/16W  
 MF-LF  
 2 402

LAYOUT NOTE:  
 PLACE R1100 AND R1101 WITHIN  
 1 INCH OF CPU, NO STUBS

R1101  
 100  
 1/16W  
 MF-LF  
 2 402

LAYOUT NOTE:  
 PROVIDE A TEST POINT (WITH NO STUB)  
 TO CONNECT A DIFFERENTIAL PROBE  
 BETWEEN VCCSENSE AND VSSSENSE

LAYOUT NOTE:  
 CPU\_VCCSENSE\_P/CPU\_VCCSENSE\_N USE  
 ZO=27.4 OHM DIFFERENTIAL TRACE ROUTING.

NOTE: SYNCED FROM T9\_MLB, CHANGED SOCKET TO 511S0038 (P)


**CPU Power & Ground**  
 SYNC\_MASTER=JAMES SYNC\_DATE=11/09/06  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	11 OF 118


CPU VCORE HF AND BULK DECOUPLING  
6X 220UF, 32X 22UF 0805

NOTE: CHANGED TO X5R CAPS TO MATCH PREVIOUS IMACS AND FOR C4


LAYOUT NOTE:  
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:  
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:  
PLACE NEAR SOCKET NORTH SIDE (ON TOPSIDE)



LAYOUT NOTE:  
PLACE NEAR SOCKET SOUTH SIDE (ON TOPSIDE)




LAYOUT NOTE:  
PLACE ON BOTTOMSIDE




LAYOUT NOTE:  
PLACE ON BOTTOMSIDE


CPU VCORE VID CONNECTIONS  
Resistors to allow for override of CPU VID  
Will probably be removed before production



VCCA (CPU AVdd) DECOUPLING



VCCP (CPU I/O) DECOUPLING




CPU Decoupling & VID

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	12	118	

# Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0451 adapter board to support CPU, NB & SB debugging.



Direction of XDP module


Please avoid any obstructions  
on even-numbered side of J1300

eXtended Debug Port (XDP)  
SYNC\_MASTER=T9\_MLB\_NAME SYNC\_DATE=11/06/2006

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT		OF
NONE	13		118

www.laptop-schematics.com



OMIT  
 U1400  
 CRESTLINE  
 FCBGA  
 HOST  
 (1 OF 10)

**NB CPU Interface**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT 14 OF 118		
NONE			


**LVDS Disable**  
 Can leave all signals NC if LVDS is not implemented.  
 Tie VCC\_TX\_LVDS and VCCA\_LVDS to GND.  
 If SDVO is used, VCCD\_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD\_LVDS to GND also.

**TV-Out Signal Usage:**  
 Composite: DACA only  
 S-Video: DACB & DACC only  
 Component: DACA, DACB & DACC  
 Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.  
**TV-Out Disable / CRT Enable**  
 Tie TVx\_DAC and TVx\_RTN to GND. Must power all TVDAC rails. VCCA\_TVx\_DAC and VCCA\_CRT\_DAC can share filtering with VCCA\_CRT\_DAC.

**CRT Disable / TV-Out Enable**  
 Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA\_CRT.


**CRT & TV-Out Disable**  
 Tie TVx\_DAC, TVx\_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT\_TVO\_IREF to GND.  
 Can tie the following rails to GND:  
 VCCA\_CRT\_DAC, VCCA\_DAC\_BG, VCCA\_TVx\_DAC, VCCD\_CRT, VCCD\_QDAC and VCC\_SYNC.  
 NOTE: Must keep VDDC\_TVDAC powered and filtered at all times!

**Internal Graphics Disable**  
 Follow instructions for LVDS and CRT & TV-Out Disable above.  
 Can also tie CRT\_DDC\_\*, L\_CTRL\_\*, L\_DDC\_\*, SDVO\_CTRL\_\* and TV\_DCONSELx to GND.  
 Tie DPLL\_REF\_CLK and DPLL\_REF\_SSCLK to GND.  
 Tie DPLL\_REF\_CLK\* and DPLL\_REF\_SSCLK\* to VCC (VCore).  
 Tie VCCA\_DPLL and VCCA\_DPLL\_B to VCC (VCore).  
 Tie VCC\_AXG and VCC\_AXG\_NCTF to GND.  
 Leave GFX\_VID<3..0> and GFX\_VR\_EN as NC.




**NB PEG / Video Interfaces**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	15 OF 118




NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMIx4 DMI x2 Select Low = DMIx2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
NB_CFG<20>	High = Both active Concurrent SDVO/PCIe x1 or PCIe x16 Low = Only SDVO

**NB\_CFG<13:12>**  
 00 = RESERVED  
 01 = XOR Mode Enabled  
 10 = All-Z Mode Enabled  
 11 = Normal Operation



NB\_CFG<8:0> used for debug access

NB\_CFG<13:12> require ICT access



U1400 CRESTLINE PCBGA (2 OF 10)

RSVD

DDR MUXING

CLK

CFG

DMI

PM




GRAPHICS VID

ME

NC

MISC

TP NB\_RSVD<1> R36 RSVSD1  
 TP NB\_RSVD<2> P37 RSVSD2  
 TP NB\_RSVD<3> R35 RSVSD3  
 TP NB\_RSVD<4> N35 RSVSD4  
 TP NB\_RSVD<5> AR12 RSVSD5  
 TP NB\_RSVD<6> AR13 RSVSD6  
 TP NB\_RSVD<7> AR12 RSVSD7  
 TP NB\_RSVD<8> AR11 RSVSD8  
 TP NB\_RSVD<9> V12 RSVSD9  
 TP NB\_RSVD<10> AR37 RSVSD10  
 TP NB\_RSVD<11> AM36 RSVSD11  
 TP NB\_RSVD<12> AL36 RSVSD12  
 TP NB\_RSVD<13> AM37 RSVSD13  
 TP NB\_RSVD<14> D20 RSVSD14  
 TP NB\_RSVD<20> H10 RSVSD20  
 TP NB\_RSVD<21> H01 RSVSD21  
 TP NB\_RSVD<22> H20 RSVSD22  
 TP NB\_RSVD<23> H22 RSVSD23  
 TP NB\_RSVD<24> H19 RSVSD24  
 TP NB\_RSVD<25> H20 RSVSD25  
 TP NB\_RSVD<26> H18 RSVSD26  
 TP NB\_RSVD<27> H18 RSVSD27  
 TP MEM\_CLKP2 H23 SM\_CK2  
 TP MEM\_CLKN2 H23 SM\_CK2\*  
 TP MEM\_CLKP5 H23 SM\_CK5  
 TP MEM\_CLKN5 H24 SM\_CK5\*  
 MEM A A<14> H29 SA\_MA14  
 MEM B A<14> H24 SB\_MA14  
 TP NB\_RSVD<34> H39 RSVSD34  
 TP NB\_RSVD<35> H20 RSVSD35  
 TP NB\_RSVD<36> H20 RSVSD36  
 TP LVDS\_A\_DATAP3 C48 RSVSD37  
 TP LVDS\_B\_DATAP3 D47 RSVSD38  
 TP LVDS\_A\_DATAN3 H48 RSVSD39  
 TP LVDS\_B\_DATAN3 C44 RSVSD40  
 TP NB\_RSVD<41> A15 RSVSD41  
 TP NB\_RSVD<42> R37 RSVSD42  
 TP NB\_RSVD<43> R36 RSVSD43  
 TP NB\_RSVD<44> R34 RSVSD44  
 TP NB\_RSVD<45> C34 RSVSD45  
 NB\_BSEL<0> R27 CFG0  
 NB\_BSEL<1> N27 CFG1  
 NB\_BSEL<2> N24 CFG2  
 NB\_CFG<3> C21 CFG3 IPU  
 NB\_CFG<4> C23 CFG4 IPU  
 NB\_CFG<5> F23 CFG5 IPU  
 NB\_CFG<6> N23 CFG6 IPU  
 NB\_CFG<7> G23 CFG7 IPU  
 NB\_CFG<8> V20 CFG8 IPU  
 NB\_CFG<9> C20 CFG9 IPU  
 TP NB\_CFG<10> R24 CFG10 IPU  
 TP NB\_CFG<11> L23 CFG11 IPU  
 TP NB\_CFG<12> L23 CFG12 IPU  
 TP NB\_CFG<13> R23 CFG13 IPU  
 TP NB\_CFG<14> R20 CFG14 IPU  
 TP NB\_CFG<15> K23 CFG15 IPU  
 NB\_CFG<16> M20 CFG16 IPU  
 TP NB\_CFG<17> M24 CFG17 IPU  
 TP NB\_CFG<18> L32 CFG18 IPD  
 NB\_CFG<19> M21 CFG19 IPD  
 NB\_CFG<20> L33 CFG20 IPD  
 PM\_BMBUSY\_L L19 PM\_BMBUSY\*  
 CPU DPRSTP\_L L19 PM\_DPRSTP\*  
 L16 PM\_EXT\_TSO\*  
 V10 PM\_EXT\_TS1\*  
 VR\_PWRGOOD\_DELAY AM49 PWROK  
 NB\_RESET\_L AV20 RSTIN\*  
 PM\_THRMTRIP\_L N20 THERMTRIP\*  
 PM DPRSLPVR L16 DPRSLPVR  
 TP NB\_NC<1> H51 NC1  
 TP NB\_NC<2> H51 NC2  
 TP NB\_NC<3> H50 NC3  
 TP NB\_NC<4> H50 NC4  
 TP NB\_NC<5> H49 NC5  
 TP NB\_NC<6> H13 NC6  
 TP NB\_NC<7> H12 NC7  
 TP NB\_NC<8> H11 NC8  
 TP NB\_NC<9> H11 NC9  
 TP NB\_NC<10> H1 NC10  
 TP NB\_NC<11> A5 NC11  
 TP NB\_NC<12> C51 NC12  
 TP NB\_NC<13> H50 NC13  
 TP NB\_NC<14> A50 NC14  
 TP NB\_NC<15> A49 NC15  
 TP NB\_NC<16> H52 NC16



NOTE: GMCH CL\_PWROK input must be PWRGD signal for PP3V3\_S0M, PP3V3\_S0MWO, PP1V8\_S3M, PP1V25\_S0M, PP1V05\_S0M, PP0V9\_S3M and PP0V9\_S0M. If ME/AMT is not used, short CL\_PWROK to PWROK.

**NB Misc Interfaces**

SYNC\_MASTER=T9\_MLB SYNC\_DATE=01/21/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	16	118	

www.laptop-schematics.com




DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B

NB DDR2 Interfaces  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT 17 OF 118		
NONE			






Current numbers from Crestline EDS, doc #21749.

**NB Power 1**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHT	REV.
	NONE	18 OF 118	34

www.laptop-schematics.com



D  
C  
B  
A

D  
C  
B  
A

www.laptop-schematics.com

**NB Power 2**

SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7228</b>	REV. <b>34</b>
	SCALE NONE	SHT 19	OF 118

Current numbers from Crestline EDS, doc #21749.



**Crestline Thermal Diode Pins**  
 Mainly for investigation. If not used,  
 alias these nets directly to GND.

**NB Grounds**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006



**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT		OF
NONE	20		118





NOTE:  
SANTA ROSA DESIGN GUIDE REV 1.5  
P. 227-228 TABLE 95

NOTE:  
SANTA ROSA DESIGN GUIDE REV 1.5  
P. 227-228 TABLE 95



16 =NB\_CLINK\_MPWROK == TRUE VR\_PWRGOOD\_DELAY 7 16 70 71


VCCD\_TVDAC ALSO POWERS INTERNAL THERMAL SENSORS.



**NB Graphics Decoupling**  
 SYNC\_MASTER=JAMES SYNC\_DATE=10/16/06  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	22	118	

www.laptop-schematics.com




HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED Pds
HDA_SDOOT	INTEGRATED PD
ACC_SYNC	INTEGRATED PD

<b>SB Enet, Disk, FSB, LPC</b>	
SYNC_MASTER=T9_MLB_NONE	SYNC_DATE=05/07/2007
<b>NOTICE OF PROPRIETARY PROPERTY</b>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	23	OF 118
NONE			

www.laptop-schematics.com




NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.

**SB BOOT BIOS SELECT**

I/F	GNT0#
LPC	1
SPI	0

NOTE: GNT0# HAS INT PU; ENABLED ONLY WHEN PCIRST# = 0 AND PWROK = H  
SPI\_CS# HAS INT PU (NOMINAL=20K, SIMULATION=15K-35K)



**SB PCI, PCIe, DMI, USB**


SYNC\_MASTER=T9\_MLB\_NOME SYNC\_DATE=05/07/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

www.laptop-schematics.com




NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3\_S0M, PP3V3\_S0MWOL, PP1V8\_S3M, PP1V25\_S0M, PP1V05\_S0M, PP0V9\_S3M and PP0V9\_S0M. If ME/AMT is not used, short CLPWROK to PWROK.


NOTE: DPRSLEVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION. PM\_LAN\_ENABLE must remain deasserted until VccCL3\_3, VccLAN3\_3 and VccLAN1\_05 have been up for at least 1ms.

**SB Pwr Mgt, GPIO, Clink**  
 SYNC\_MASTER=TP\_MLB\_NOME SYNC\_DATE=05/07/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	25 OF 118








Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.

**SB Decoupling**  
 SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7228</b>	REV. <b>34</b>
	SCALE NONE	SHEET <b>27</b>	OF <b>118</b>

www.laptop-schematics.com


### RTC Power Sources




### SB RTC Crystal



### CPU VCORE FORCEPSI UNUSED




### VRMPWRGD INVERTER



### Platform Reset Connections

Unbuffered




### UNUSED PCI BUS

PCI AD<0>	==	MAKE_BASE=TRUE	TP PCI AD 0
PCI AD<1>	==	MAKE_BASE=TRUE	TP PCI AD 1
PCI AD<2>	==	MAKE_BASE=TRUE	TP PCI AD 2
PCI AD<3>	==	MAKE_BASE=TRUE	TP PCI AD 3
PCI AD<4>	==	MAKE_BASE=TRUE	TP PCI AD 4
PCI AD<5>	==	MAKE_BASE=TRUE	TP PCI AD 5
PCI AD<6>	==	MAKE_BASE=TRUE	TP PCI AD 6
PCI AD<7>	==	MAKE_BASE=TRUE	TP PCI AD 7
PCI AD<8>	==	MAKE_BASE=TRUE	TP PCI AD 8
PCI AD<9>	==	MAKE_BASE=TRUE	TP PCI AD 9
PCI AD<10>	==	MAKE_BASE=TRUE	TP PCI AD 10
PCI AD<11>	==	MAKE_BASE=TRUE	TP PCI AD 11
PCI AD<12>	==	MAKE_BASE=TRUE	TP PCI AD 12
PCI AD<13>	==	MAKE_BASE=TRUE	TP PCI AD 13
PCI AD<14>	==	MAKE_BASE=TRUE	TP PCI AD 14
PCI AD<15>	==	MAKE_BASE=TRUE	TP PCI AD 15
PCI AD<16>	==	MAKE_BASE=TRUE	TP PCI AD 16
PCI AD<17>	==	MAKE_BASE=TRUE	TP PCI AD 17
PCI AD<18>	==	MAKE_BASE=TRUE	TP PCI AD 18
PCI AD<19>	==	MAKE_BASE=TRUE	TP PCI AD 19
PCI AD<20>	==	MAKE_BASE=TRUE	TP PCI AD 20
PCI AD<21>	==	MAKE_BASE=TRUE	TP PCI AD 21
PCI AD<22>	==	MAKE_BASE=TRUE	TP PCI AD 22
PCI AD<23>	==	MAKE_BASE=TRUE	TP PCI AD 23
PCI AD<24>	==	MAKE_BASE=TRUE	TP PCI AD 24
PCI AD<25>	==	MAKE_BASE=TRUE	TP PCI AD 25
PCI AD<26>	==	MAKE_BASE=TRUE	TP PCI AD 26
PCI AD<27>	==	MAKE_BASE=TRUE	TP PCI AD 27
PCI AD<28>	==	MAKE_BASE=TRUE	TP PCI AD 28
PCI AD<29>	==	MAKE_BASE=TRUE	TP PCI AD 29
PCI AD<30>	==	MAKE_BASE=TRUE	TP PCI AD 30
PCI AD<31>	==	MAKE_BASE=TRUE	TP PCI AD 31
PCI C BE L<0>	==	MAKE_BASE=TRUE	TP PCI C BE L 0
PCI C BE L<1>	==	MAKE_BASE=TRUE	TP PCI C BE L 1
PCI C BE L<2>	==	MAKE_BASE=TRUE	TP PCI C BE L 2
PCI C BE L<3>	==	MAKE_BASE=TRUE	TP PCI C BE L 3
PCI_RST L	==	MAKE_BASE=TRUE	TP PCI_RST L
PCI_PAR	==	MAKE_BASE=TRUE	TP PCI_PAR


### NO TEST DUE TO ROUTING

TP LAN D2R<2>	NO_TEST=TRUE
TP CLINK WLAN DATA	NO_TEST=TRUE
PCI_SERR L	NO_TEST=TRUE

### RE-PURPOSED GPIOs




### UNUSED GPIOs






**SB Misc**  
 SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	28	118	

www.laptop-schematics.com



NEED TO CHECK CAP VALUE



PGMODE for CK410M compatibility  
Pull-down with 475-ohm resistor.  
Internal pull-up for CK505 mode.  
CK505: Pin 2 = CKPWRGD/PD#  
CK410: Pin 2 = VTT\_PWRGD# / PD

FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

(Only 100-200MHz supported by SLG8LP536 and CY28545-5)

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-	(For Internal Graphics)
1	27M	27M w/SS	SRC_0+	SRC_0-	(For External Graphics)

One 0.1uF per power pin (place at pin).  
One 10uF cap per rail.

- > From ICH
- > CPU Host Clock (FSB/4)
- > GMCH Host Clock (FSB/4)
- > ITP/XDP Host Clock (FSB/4)
- > GMCH Display PLL B 100MHz (Int GFX)
- > GPU PCIe 100MHz (Ext GFX)
- > ICH DMI/PCIe 100MHz
- > ExpressCard / Spare 100MHz
- > ICH SATA 100MHz
- > GMCH DMI/PCIe 100MHz
- > PCIe Mini Card (AirPort) 100MHz
- > Spare 100MHz
- > Yukon PCIe 100MHz
- > GMCH Display PLL A 96MHz (Int GFX)
- > (Or 27MHz Spread & Non-Spread for Ext GFX)
- > From ICH
- > ICH USB/Audio 48MHz
- > ICH SIO/LPC/REF 14.318MHz
- > Spare 14.318MHz

NOTE:  
SYNCED FROM T9\_MLB\_NOME  
ADDED 475-OHM RESISTOR TO NB\_CLKREQ\_L PER INTEL  
DELETED RES AFTER INTEL SAID IT'S NOT NEEDED!

**Clock (CK505)**

SYNC\_MASTER=JAMES      SYNC\_DATE=11/27/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	29	118	


www.laptop-schematics.com

# CLK Termination


(Note: HOST/SRC/GFX clock termination kept on T9 for Cypress CY28545-5 compatibility)

## CK505 Configuration Straps

FCT\_SEL (GFX clock select)




FS\_A, FS\_B, FS\_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.




## CLKREQ Controls

Silego SL8LP537 has internal PULL-UPS ON ALL CLKREQ# PINS?



## Unused Clocks



## Clock Termination

SYNC\_MASTER=JAMES SYNC\_DATE=10/18/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	30	118	

www.laptop-schematics.com






One cap for each side of every RPAK, one cap for every two discrete resistors  
Ensure CS\_L and ODT resistors are close to SO-DIMM connector



Memory Active Termination  
 SYNC\_MASTER=JAMES SYNC\_DATE=12/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	33 OF 118







3.3V S3 CURRENT	D0-D2, D3HOT	D3COLD
MAX. CONT.	1100MA	250MA
MAX. PEAK	2750MA	2750MA
1.5V CURRENT	375MA	N/A
MAX. CONT.	500MA	N/A
MAX. PEAK		

NOTE: CURRENT DATA PER 5/16/2005 PCIE MINI CEM ECN

STANDOFF FOR J3400



PCI-E MiniCard Connector  
 SYNC\_MASTER=DOUG SYNC\_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT		OF
NONE	34		118

www.laptop-schematics.com

# Page Notes

Power aliases required by this page:  
 - =PP3V3\_ENET\_PHY (EC / Ultra)  
 - =PP1V9R2V5\_ENET\_PHY (2.5V / 1.8V)  
 - =YUKON\_EC\_PP2V5\_ENET (2.5V / GND)  
 - =PP1V2\_ENET\_PHY

Signal aliases required by this page:  
 - =ENET\_CLKREQ\_L (NC/TP for Yukon EC)  
 - =ENET\_VMAIN\_AVLBLE (See note by pin)

BOM options provided by this page:  
 YUKON\_EC - Selects Yukon EC RSET value.  
 YUKON\_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.


Yukon EC	Yukon Ultra
No link: 171 mA	No link: 130 mA
10 Mbps: 179 mA	10 Mbps: 130 mA
100 Mbps: 203 mA	100 Mbps: 150 mA
1000 Mbps: 426 mA	1000 Mbps: 290 mA

Yukon EC	Yukon Ultra
No link: 4 mA	No link: 60 mA
10 Mbps: 4 mA	10 Mbps: 70 mA
100 Mbps: 4 mA	100 Mbps: 70 mA
1000 Mbps: 4 mA	1000 Mbps: 80 mA

Yukon EC (2.5V)	Yukon Ultra (1.8V)
No link: 82 mA	No link: 0 mA
10 Mbps: 108 mA	10 Mbps: 30 mA
100 Mbps: 126 mA	100 Mbps: 40 mA
1000 Mbps: 218 mA	1000 Mbps: 150 mA



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC, FLASH, 88E8058 ETHERNET VPD, IIC, S08	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC, EPROM, SERIAL IIC, 8KBIT, S08	U3780	CRITICAL	YUKON_EC
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:

- ALIAS =YUKON\_EC\_PP2V5\_ENET TO PP1V9R2V5\_ENET\_PHY\_AVDD, ADD 1X 0.1UF AND 1X 0.001UF CAPS
- USE 0-OHM RESISTORS OR VARIABLE SUPPLY TO PROVIDE 1.8V OR 2.5V TO =PP1V9R2V5\_ENET\_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET\_CLKREQ\_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON\_ULTRA)
- Use YUKON\_EC and YUKON\_ULTRA BOMOPTIONS to select stuffed part

**Ethernet (Yukon)**

SYNC\_MASTER=DOUG SYNC\_DATE=11/08/2006


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	118
NONE	37		


### YUKON 1.9/2.5 RAIL SUPPLY




### YUKON EC / YUKON ULTRA SUPPORT



### YUKON 1.2 RAIL SUPPLY




### YUKON T9 ALIASES




**YUKON/ULTRA SUPPORT**  
 SYNC\_MASTER=DOUG SYNC\_DATE=(10/02/2006)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT 38 OF 118		
NONE			



**ETHERNET CONNECTOR**  
 SYNC\_MASTER=DOUG SYNC\_DATE=11/06/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT		OF
NONE	39		118



LAYOUT NOTE: PLACE C4010, C4011 CLOSE TO SOUTHBRIDGE(U2300)

LAYOUT NOTE: PLACE C4020, C4021 CLOSE TO FW643(U4000)


LAYOUT NOTE: PLACE Y4000 WITHIN 1.27CM OF XO/XI PINS

**FW: 1394B CONTROLLER**  
 SYNC\_MASTER=M78\_MLB SYNC\_DATE=12/15/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT 40 OF 118		
NONE			

www.laptop-schematics.com






Termination  
Place close to FireWire PHY

3rd TPA/TPB pair unused

- 33 FW P2 TPBIAS = NC FW PORT2 TPBIAS
- 33 FW P2 TPA P = NC FW PORT2 TPA P
- 33 FW P2 TPA N = NC FW PORT2 TPA N
- 33 FW P2 TPB P = NC FW PORT2 TPB P
- 33 FW P2 TPB N = NC FW PORT2 TPB N

NOTE: AGERE'S RECOMMENDATION FOR UNUSED PORTS

ESD Rail



[ LATE VG NOTES ]  
CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V  
IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A .5V DROP

"Snapback" & "Late VG" Protection

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
15580232	15580289		FL4300,F4300	40REGINAL TOKO CHOKE

FIREWIRE CONNECTORS

SYNC\_MASTER=DOUG SYNC\_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT 43 OF 118		
NONE			


www.laptop-schematics.com







# USB/SMC DEBUG MUX



UNUSED EXTERNAL USB PORT(S)

103 24 USB\_EXTD\_N == TP USB\_EXTD\_N  
MAKE\_BASE=TRUE  
SB HAS INTERNAL 15K PULL-DOWNS

103 24 USB\_EXTD\_P == TP USB\_EXTD\_P  
MAKE\_BASE=TRUE

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
155S0232	155S0289		ALL	ORIGINAL TOKO CHOKE

## EXTERNAL USB CONNECTORS

SYNC\_MASTER=DOUG SYNC\_DATE=12/11/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	46	118	

### CAMERA POWER FILTERING




LAYOUT NOTE:  
PLACE C4700, C4701 & L4700  
NEAR J4700 PINS 4 AND 5 IN THE  
ORDER LISTED, AND NOT ON  
BOTH SIDES OF THE PIN.


### M13D (Bluetooth) Connector



### CAMERA CONNECTOR



### UNUSED INTERNAL USB PORTS



#### Internal USB Connections

SYNC\_MASTER=M78\_MLB SYNC\_DATE=12/15/2006

#### NOTICE OF PROPRIETARY PROPERTY




THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	47 OF 118


NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D  
C  
B  
A

D  
C  
B  
A



NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.



SMC  
SYNC\_MASTER=T9\_MLB\_NOME SYNC\_DATE=12/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	49 OF 118

www.laptop-schematics.com


SMC Reset Button / Brownout Detect



SILK\_PART=SMC RESET


POWER BUTTON

SILK\_PART=PWR BTN  
J5010  
53398-0276




SILK\_PART=SYS POWER

SMC Crystal Circuit



SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
35381381	35381278		ALL	Interim1 ISL60002-33


UNUSED TP/NC ALIASES

- SMC\_BATT\_ISET == NC\_SMC\_BATT\_ISET NO\_TEST=TRUE
- SMC\_SYS\_ISET == NC\_SMC\_SYS\_ISET NO\_TEST=TRUE
- SMC\_BATT\_VSET == NC\_SMC\_BATT\_VSET NO\_TEST=TRUE
- SMC\_SYS\_VSET == NC\_SMC\_SYS\_VSET NO\_TEST=TRUE
- SMC\_BATT\_TRICKLE\_EN\_L == NC\_SMC\_BATT\_TRICKLE\_EN\_L
- SMC\_SYS\_TRICKLE\_EN\_L == NC\_SMC\_SYS\_TRICKLE\_EN\_L
- SMC\_BATT\_CHG\_EN == NC\_SMC\_BATT\_CHG\_EN
- SMC\_SYS\_CHG\_EN == NC\_SMC\_SYS\_CHG\_EN
- SMS\_X\_AXIS == NC\_SMS\_X\_AXIS NO\_TEST=TRUE
- SMS\_Y\_AXIS == NC\_SMS\_Y\_AXIS NO\_TEST=TRUE
- SMS\_Z\_AXIS == NC\_SMS\_Z\_AXIS NO\_TEST=TRUE
- ALS\_GAIN == NC\_ALS\_GAIN NO\_TEST=TRUE
- ALS\_LEFT == TP\_ALS\_LEFT
- SMC\_P14 == TP\_SMC\_P14
- SMC\_P20 == TP\_SMC\_P20
- SMC\_P21 == TP\_SMC\_P21
- SMC\_P22 == TP\_SMC\_P22
- SMC\_P23 == TP\_SMC\_P23
- SMC\_P26 == TP\_SMC\_P26
- SMC\_P27 == TP\_SMC\_P27
- SMC\_P43 == TP\_SMC\_P43
- SMC\_P44 == TP\_SMC\_P44
- SMC\_P45 == TP\_SMC\_P45
- SMC\_P62 == TP\_SMC\_P62
- SMC\_P63 == TP\_SMC\_P63
- SMC\_P64 == TP\_SMC\_P64
- SMC\_P81 == TP\_SMC\_P81
- SMC\_PP0 == TP\_SMC\_PP0
- SMC\_PP1 == TP\_SMC\_PP1
- SMC\_FAN\_3\_CTL == TP\_SMC\_FAN\_3\_CTL
- SMC\_FAN\_3\_TACH == TP\_SMC\_FAN\_3\_TACH
- SMC\_PM\_G2\_EN == TP\_SMC\_PM\_G2\_EN
- SMC\_ADAPTER\_EN == TP\_SMC\_ADAPTER\_EN
- SMC\_SYS\_KBDLED == TP\_SMC\_SYS\_KBDLED
- SMC\_EXCARD\_PWR\_EN == TP\_SMC\_EXCARD\_PWR\_EN
- SMC\_RSTGATE\_L == TP\_SMC\_RSTGATE\_L
- SMS\_ONOFF\_L == TP\_SMS\_ONOFF\_L
- SMC\_P46 == TP\_SMC\_P46

UNUSED SENSORS

- SMC\_NB\_1V8\_ISENSE == NC\_SMC\_NB\_1V8\_ISENSE NO\_TEST=TRUE
- SMC\_NB\_CORE\_ISENSE == NC\_SMC\_NB\_CORE\_ISENSE NO\_TEST=TRUE
- SMC\_DCIN\_ISENSE == UNUSED\_SMC\_SENSE
- SMC\_PBUS\_VSENSE == UNUSED\_SMC\_SENSE
- SMC\_BATT\_ISENSE == UNUSED\_SMC\_SENSE
- SMC\_NB\_1V25\_ISENSE == UNUSED\_SMC\_SENSE

SMC FSB to 3.3V Level Shifting



MISC. SIGNAL ALIASES

- \_SMC\_ANALOG\_ID == ACDC\_TEMP
- SMC\_SUS\_CLK == SUS\_CLK\_SB
- PM\_LAN\_PWRGD == ALL\_SYS\_PWRGD

SYSTEM (SLEEP) LED CIRCUITS


ILED = 20 MA  
IREF = 5 MA @ 12V  
VBASE = VMAX\_LED = 4V \* 2 = 8  
BETA APPROX 150  
VBESAT APPROX 0.75 V

$$R5051 = -(VBASE - VDD + VBASE) / IREF$$



$$R5052 = (BETA * VBASE) / (ILED + IREF + IREF * BETA)$$

$$LN(ILED / IREF) = (VBE2 - VBESAT) / .026$$

$$R5050 = (BETA / (BETA + 1)) * ((VDD - VBASE - VBE2) / ILED)$$



CURRENT MIRROR SUPPORTS UP TO 2 LEDS @ 12V  
BOOST CIRCUIT UP TO 3 LEDS ON LGP



**SMC Support**

SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE: D DRAWING NUMBER: 051-7228 REV: 34

SCALE: NONE SHEET: 50 OF 118



**LPC+ Debug Connector**  
 SYNC\_MASTER=T9\_MLB\_NAME SYNC\_DATE=05/07/2007  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	51	118	



PROTECTED

**SMBUS CONNECTIONS**

SYNC\_MASTER=DAVE\_MASTER      SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7228</b>	REV. <b>34</b>
	SCALE NONE	SHT 52	OF 118

A

A

B

B

C

C


D

D


8      7      6      5      4      3      2      1

8      7      6      5      4      3      2      1


CPU Voltage Sense / Filter




MXM PWRSRC VOLTAGE SENSE  
(SCALING 12V INPUT VOLTAGE TO SMC)



CPU SUPPLY POWER SENSE FILTER




MXM PWRSRC (GPU CORE & MEM) CURRENT SENSE



CPU POWER SENSE CALIBRATION CIRCUIT

Switches in fixed load on power supplies to calibrate current sense circuits



M78 SET FOR APPROX 3V AT 5A ON PWRSRC  
MXM-HE CAN GO TO 16A, BUT M78  
CARDS TARGET MAX 55W AT 12V


SCALE	COUNT	SCALE	COUNT
1.6461 A/V	.005309969 A/COUNT	1.3289 A/V	.004286786 A/COUNT
ADC IS 10BIT 0 TO 1023 0 TO 3.3V		ADC IS 10BIT 0 TO 1023 0 TO 3.3V	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BCM OPTION
11480264	1	RES, 3.01K, 1%, 402	R5351	20_INCH_LCD
11480254	1	RES, 2.43K, 1%, 402	R5351	24_INCH_LCD

Current & Voltage Sensing  
SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER 051-7228 REV. 34  
SCALE NONE SHEET 53 OF 118






Thermal Sensors		
SYNC_MASTER=DAVE_MASTER	SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	55 OF 118

www.laptop-schematics.com



FAN 0


FAN 1

ODD FAN

HD FAN

HD AND OD FAN  
 SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	56	118	



Preliminary


**CPU FAN**

SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 34
	SCALE NONE	SHT 57	OF 118




ANALOG ALS & IR



ALS Support  
 SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	58	118	



Preview

SPI BootROM

SYNC\_MASTER=T9\_MLB\_NONE SYNC\_DATE=05/07/2007

NOTICE OF PROPRIETARY PROPERTY






THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT		OF
NONE	61		118



**POWER SEQUENCING BLOCK DIAGRAM**

SYNC\_MASTER=MARK SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	69	118	



**PGOOD and Power Sequencing**

SYNC\_MASTER=MARK SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT 70 OF 118		
NONE			



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11450333	1	RES,MTL FILM,1/16W,15.8K,1.0402,SM,LF	R7116		HIGH_TDP
11450327	1	RES,MTL FILM,1/16W,13.7K,1.0402,SM,LF	R7116		LOW_TDP

TO SUPPORT LOW TDP MEROM AND HIGH TDP MEROM ON SAME BOARD:

- 35W TDP: 55A CONTINUOUS CURRENT  
SET R7116 TO 13.7K; OC TRIP POINT OF 65.2A
- 55W TDP: 64A CONTINUOUS CURRENT  
SET R7116 TO 15.8K; OC TRIP POINT OF 75.2A

DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	3/2-PHASE	CCM
0	1	0	2/1-PHASE	CCM
1	0	1	3/2-PHASE	DCM
1	0	0	2/1-PHASE	DCM

### IMVP6 CPU VCore Regulator

SYNC\_MASTER=MARK SYNC\_DATE=N/A


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHEET	OF	
NONE	71	118	



# IMVP6 CPU VCORE REGULATOR



72	71	IMVP6_PWM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	414
108	72	IMVP6_PHASE3	MIN_LINE_WIDTH=1.5 MM	MIN_NECK_WIDTH=0.25 MM	420
72	72	IMVP6_BOOT3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	424
72	72	IMVP6_UGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	428
72	72	IMVP6_LGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	432
72	71	IMVP6_ISEN3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	436
72	72	IMVP6_FET_RC3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	440
72	72	IMVP6_VSUM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	444
72	72	IMVP6_VO3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	448
72	72	IMVP6_BOOT3_RC	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	452

IMVP6 3RD PHASE

SYNC\_MASTER=MARK SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	REV.
NONE	72	118	


1.5V S0 & 1.05V SO RAILS



1.5V S0  
M72/78  
POWER BUDGET  
PEAK=2.77A  
AVE=2.45A

1.05V S0  
M72/M78  
POWER BUDGET  
PEAK=3.43A  
AVE=3.03A


PLANE SHORTING RESISTORS



1.5V / 1.05V SUPPLIES  
SYNC\_MASTER=MARK SYNC\_DATE=N/A  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	73	118	

# 1.25V S0 & MCH CORE RAILS



1.25V S0  
M72/78  
POWER BUDGET  
PEAK=2.54A  
AVE=2.01A

MCH CORE S0  
M72/78  
POWER BUDGET  
CR\_STD:  
PEAK=10.1A  
AVE=7.12A  
CR\_E:  
PEAK=10.3A  
AVE=6.31A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0342	1	RES.MTL FILM,1/16W,19.6K,1,0402,SMD,LF	R7491		CR_STD
114S0309	1	RES.MTL FILM,1/16W,8.66K,1,0402,SMD,LF	R7491		CR_E

## 1.25V / MCH CORE SUPPLIES

SYNC\_MASTER=MARK SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	74	118	

### 1.8V S3 / MEM VTT RAILS




### DDR2 Vtt Regulator



1.8V S3 / 0.9V S0 SUPPLIES  
 SYNC\_MASTER=MARK SYNC\_DATE=N/A  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	118
NONE	75		

# 5V S5 & 3.3V S3 RAILS



5V S5	
M72/M78	POWER BUDGET
M72	PEAK=12.0A
M78	AVE=6.83A
M78	PEAK=8.91A
M78	AVE=5.33A

3.3V S3	
M72/M78	POWER BUDGET
PEAK	=6.06A
AVE	=3.06A

**5V S5 / 3.3V S3 SUPPLIES**

SYNC\_MASTER=MARK SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	76	118	

www.laptop-schematics.com



D  
C  
B  
A

D  
C  
B  
A

www.laptop-schematics.com

State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

**3.3V / 2.5V POWER SUPPLIES**

SYNC\_MASTER=MARK SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	77	118	



	I	Rds (on)	Vgs +/-
IRF7410	13A	7mOHM	8V
IRF7413	9.6A	18mOHM	20V
FDS4435	8.8A	35mOHM	25V
IRF7406	5.8A	70mOHM	20V
IRF6402	3.7A	65mOHM	12V
SI2302	1.6A	115mOHM	8V

**S3 & S0 FETs**

SYNC\_MASTER=MARK SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	78	118	

# Page Notes

Power aliases required by this page:  
 - =PP12V\_S0\_MXM  
 - =PP5V\_S0\_MXM  
 - =PP1V8\_S0\_MXM

Signal aliases required by this page:  
 (NONE)


BOM options provided by this page:  
 (NONE)

Note: PCI-E Lanes are reversed to untangle routes  
 Need to stuff config strap using BOM option NBCFG\_PEG\_REVERSE  
 Polarity is also inverted (Tx+ goes to Rx-) to untangle routes

## MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT



(FOR ROUTING EASE ON M72/M78  
 (POLARITY REVERSED FOR LANES 4,7,14))

(FOR ROUTING EASE ON M72/M78  
 (POLARITY REVERSED FOR LANES 0-2))

**MXM PCI-E & PWR**  
 SYNC\_MASTER=M78\_MLB SYNC\_DATE=11/01/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	84	118	



# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM  
 - =PP2V5\_S0\_MXM

Signal aliases required by this page:  
 - =SMB\_GPU\_THRM\_DATA  
 - =SMB\_GPU\_THRM\_CLK



BOM options provided by this page:  
 24\_INCH\_LCD

**MXM SPEC POWER REQUIREMENTS**  
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)



VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

## MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400



INPUT ENABLES HDMI FOR NVIDIA CARDS  
 REMOVE THESE RESISTORS IN PROTO 2  
 IF THIS PIN CONFIRMED TO BE USED  
 FOR MXM\_SPDIF IN



MXM I/O	
SYNC_MASTER=M78_MLB	SYNC_DATE=11/01/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	85	118	

www.laptop-schematics.com

### Page Notes

Power aliases required by this page:  
 - =PPV\_S0\_LCD\_24INCH  
 - =PPV\_S0\_LCD\_20INCH  
 - =PP3V3\_S0\_VIDEO


Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 20\_INCH\_LCD, 24\_INCH\_LCD

## LCD (LVDS) INTERFACE

## INVERTER INTERFACE

INVERTER CONNECTOR INCORPORATED INTO AC/DC CONNECTOR



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0114	1	RES,100K,5%,0402	R9099		24_INCH_LCD
116S0004	1	RES,0,5%,0402	R9099		20_INCH_LCD

### INTERNAL DISPLAY CONNS

SYNC\_MASTER=M78\_MLB SYNC\_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	REV.
NONE	90	118	



**ANALOG FILTERING**  
PLACE CLOSE TO CONNECTOR

PLACE R9760 & R9761 CLOSE TO DVI CONNECTOR


VIDEO_MUX_SEL	OUT
1	CRT
0	TV

PLACE U9120 NEAR GMCH

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1700	1	QUAD SPOT HIGH-BANDWIDTH VIDEO SWITCH, LOW ON-RES	U9130	CRITICAL	

**Analog Video Support**  
 SYNC\_MASTER=M78\_MLB SYNC\_DATE=11/01/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	91 OF 118




DVI DDC CURRENT LIMIT DVI INTERFACE  
(55mA requirement per DVI spec)

PLACE CLOSE TO MINI-DVI CONNECTOR  
3V LEVEL SHIFTERS

DON'T USE M51 SPECIFIC: 514S0129  
APPLE PN: 514S0167

CRITICAL  
J9410  
MINI-DVI-M72  
F-ST-SM



FOR IMAGE PLANE, THE SHELL PINS OF THE CONNECTOR  
ARE ALIASED DIRECTLY TO DIGITAL GROUND.  
IF CAPS ARE NECESSARY LATER, THEY SHOULD  
BE ADDED TO THE PAGE WHERE SIGNAL  
=GND\_CHASSIS\_DVI IS CONNECTED

External Display Conns


SYNC\_MASTER=M78\_MLB SYNC\_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	94 OF 118

www.laptop-schematics.com



D  
C  
B  
A

D  
C  
B  
A

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

Preliminary

www.laptop-schematics.com

MLB: AUDIO CONNECTOR  
 SYNC\_MASTER=DEREK SYNC\_DATE=4/23/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	98	118	

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FSB_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	*	*	SPACING_0.2MM
FSB_ADSTB	*	*	SPACING_0.3MM
FSB_DATA	*	*	SPACING_0.2MM
FSB_DSTB	*	*	SPACING_0.3MM
FSB_COMMON	*	*	SPACING_0.2MM

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CPU_55S	*	55_OHM_SE
CPU_27P4S	*	27P4_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_2T01	*	*	SPACING_0.2MM
CPU_COMP	*	*	SPACING_0.6MM
CPU_GTLREF	*	*	SPACING_0.6MM
CPU_ITP	*	*	SPACING_0.2MM
CPU_VCCSENSE	*	*	SPACING_0.6MM

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	NET_NAME	LOCATIONS
FSB_COMMON	FSB_55S	FSB_COMMON		FSB ADS L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON		FSB BNR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB BPRI L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON		FSB BREQ0 L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON		FSB DBSY L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON		FSB DEFER L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON		FSB DPWR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB DRY L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON		FSB HIT L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON		FSB HITM L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON		FSB LOCK L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB RS L<2..0>	10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB TRDY L	10 14
FSB_CPURST_1	FSB_55S	FSB_COMMON		FSB CPURST L	7 10 13 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA		FSB D L<15..1>	10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA		FSB D L<0>	7 10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA		FSB DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB		FSB DSTB L P<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB		FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA		FSB D L<31..17>	10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA		FSB D L<16>	7 10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA		FSB DINV L<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB		FSB DSTB L P<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB		FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA		FSB D L<47..42>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA		FSB D L<41>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA		FSB D L<40..32>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA		FSB DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB		FSB DSTB L P<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB		FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA		FSB D L<63..60>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA		FSB D L<59>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA		FSB D L<58..48>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA		FSB DINV L<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB		FSB DSTB L P<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB		FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR		FSB A L<16..7>	10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR		FSB A L<5..3>	10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR		FSB A L<6>	7 10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR		FSB REQ L<4..0>	7 10 14
FSB_ADSTB0	FSB_55S	FSB_ADSTB		FSB ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR		FSB A L<35..28>	10 14
FSB_ADDR_GROUP1_PP	FSB_55S	FSB_ADDR		FSB A L<26..17>	10 14
FSB_ADDR_GROUP1_PP	FSB_55S	FSB_ADDR		FSB A L<27>	7 10 14
FSB_ADSTB1	FSB_55S	FSB_ADSTB		FSB ADSTB L<1>	7 10 14
CPU_FERR_0	CPU_55S	CPU_FERR		CPU FERR L	10
CPU_FERR_1	CPU_55S	CPU_FERR		CPU FERR L	10 23
CPU_PROCHOT_1	CPU_55S	CPU_2T01		CPU PROCHOT L	10 50
CPU_FWRGD	CPU_55S	CPU_2T01		CPU FWRGD	7 10 13 23
CPU_INTR	CPU_55S	CPU_2T01		CPU INTR	7 10 23
CPU_NMI	CPU_55S	CPU_2T01		CPU NMI	7 10 23
CPU_A20M_L	CPU_55S	CPU_2T01		CPU A20M L	7 10 23
CPU_DPSLP_L	CPU_55S	CPU_2T01		CPU DPSLP L	10 23
CPU_IGNNE_L	CPU_55S	CPU_2T01		CPU IGNNE L	7 10 23
CPU_INIT_L	CPU_55S	CPU_2T01		CPU INIT L	7 10 23 51
CPU_SMI_L	CPU_55S	CPU_2T01		CPU SMI L	7 10 23
CPU_STECLK_L	CPU_55S	CPU_2T01		CPU STECLK L	7 10 23
PM_THRNTrip_1	CPU_55S	CPU_2T01		PM THRNTrip L	10 16 23 50
FSB_CPUSLP_L	CPU_55S	CPU_2T01		FSB CPUSLP L	10 14
PM_DPSLPVr	CPU_55S	CPU_2T01		PM DPSLPVr	16 25 71
IMVP_DPSLPVr	CPU_55S	CPU_2T01		IMVP DPSLPVr	71
CPU_BSEL<0>	CPU_55S	CPU_2T01		CPU BSEL<0>	10 30
NB_BSEL<0>	CPU_55S	CPU_2T01		NB BSEL<0>	13 16 30
CPU_BSEL<1>	CPU_55S	CPU_2T01		CPU BSEL<1>	10 30
NB_BSEL<1>	CPU_55S	CPU_2T01		NB BSEL<1>	13 16 30
CPU_BSEL<2>	CPU_55S	CPU_2T01		CPU BSEL<2>	10 30
NB_BSEL<2>	CPU_55S	CPU_2T01		NB BSEL<2>	13 16 30
CPU_DDRSTP_L	CPU_55S	CPU_2T01		CPU DDRSTP L	10 16 23 71
CPU_GTLREF	CPU_55S	CPU_GTLREF		CPU GTLREF	10
CPU_COMP<3>	CPU_55S	CPU_COMP		CPU_COMP<3>	10
CPU_COMP<2>	CPU_27P4S	CPU_COMP		CPU_COMP<2>	10
CPU_COMP<1>	CPU_55S	CPU_COMP		CPU_COMP<1>	10
CPU_COMP<0>	CPU_27P4S	CPU_COMP		CPU_COMP<0>	10
XDP_TDI	CPU_55S	CPU_ITP		XDP TDI	10 13
XDP_TDO	CPU_55S	CPU_ITP		XDP TDO	10 13
XDP_TMS	CPU_55S	CPU_ITP		XDP TMS	10 13
XDP_TCK	CPU_55S	CPU_ITP		XDP TCK	10 13
XDP_TRST_1	CPU_55S	CPU_ITP		XDP TRST L	10 13
XDP_BPM_1	CPU_55S	CPU_ITP		XDP BPM L<4..0>	10 13
XDP_BPM_15	CPU_55S	CPU_ITP		XDP BPM L<5>	10 13
CLK_FSB_100n	CLK_FSB_100n	CLK_FSB		XDP CLK_P	13 30 105
CLK_FSB_100n	CLK_FSB_100n	CLK_FSB		XDP CLK_N	13 30 105
(FSB_CPURST_1)	CPU_55S	CPU_ITP		ITP CPURST L	
CPU_VID<6..0>	CPU_55S	CPU_2T01		CPU VID<6..0>	11 12
IMVP6_VID<6..0>	CPU_55S	CPU_2T01		IMVP6 VID<6..0>	12 71
CPU_VCCSENSE_P	CPU_27P4S	CPU_VCCSENSE		CPU VCCSENSE P	11 71
CPU_VCCSENSE_N	CPU_27P4S	CPU_VCCSENSE		CPU VCCSENSE N	11 71
IMVP6_VSEN_P	CPU_27P4S	CPU_VCCSENSE		IMVP6 VSEN P	71
IMVP6_VSEN_N	CPU_27P4S	CPU_VCCSENSE		IMVP6 VSEN N	71

**CPU/FSB Constraints**

SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE

DRAWING NUMBER: 051-7228

SHT: 100 OF 118

REV: 34

www.laptop-schematics.com

PCI-Express / DMI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_100D	*	100_OHM_DIFF
DMI_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	SPACING_0.5MM
DMI	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	*	100_OHM_DIFF
CRT_55S	*	55_OHM_SE
CRT_50S	*	50_OHM_SE
TMDS_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	*	*	SPACING_0.5MM
CRT	*	*	SPACING_0.6MM
CRT	CRT	*	SPACING_0.5MM
TVDAC			
CRT_SYNC	*	*	SPACING_0.6MM
CRT_SYNC	CRT_SYNC	*	SPACING_0.5MM
TMDS	*	*	SPACING_0.5MM

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

LVDS signals are 100-ohm +/- 20% differential impedance.  
 CRT & TVDAC signal single-ended impedance varies by location:  
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.  
 - 50-ohm +/- 15% from first to second termination resistor.  
 - 55-ohm +/- 15% from second termination resistor to connector.  
 CRT\_HSYNC/CRT\_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		CONSTRAINT	REF
	PHYSICAL	SPACING		
PEG_R2D	PCIE_100D	PCIE	PEG_R2D P<15..0>	84
	PCIE_100D	PCIE	PEG_R2D N<15..0>	84
	PCIE_100D	PCIE	PEG_R2D C P<15..0>	15 84
	PCIE_100D	PCIE	PEG_R2D C N<15..0>	15 84
PEG_D2R	PCIE_100D	PCIE	PEG_D2R P<15..8>	15 84
	PCIE_100D	PCIE	PEG_D2R N<15..8>	15 84
PEG_D2R_SP	PCIE_100D	PCIE	PEG_D2R P<7>	7 15 84
	PCIE_100D	PCIE	PEG_D2R N<7>	7 15 84
PEG_D2R	PCIE_100D	PCIE	PEG_D2R P<6..0>	15 84
	PCIE_100D	PCIE	PEG_D2R N<6..0>	15 84
DMI_N2S	DMI_100D	DMI	DMI_N2S P<3..1>	16 24
DMI_N2S_SP	DMI_100D	DMI	DMI_N2S P<0>	7 16 24
	DMI_100D	DMI	DMI_N2S N<3..0>	7 16 24
DMI_S2N	DMI_100D	DMI	DMI_S2N P<3..1>	16 24
DMI_S2N_SP	DMI_100D	DMI	DMI_S2N P<0>	7 16 24
	DMI_100D	DMI	DMI_S2N N<3..0>	7 16 24

Preliminary

NB Constraints		
SYNC_MASTER=T9_MLB	SYNC_DATE=09/27/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		101	118

DDR2 Memory Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_45S	*	45_OHM_SE
MEM_55S	*	55_OHM_SE
MEM_70D	*	70_OHM_DIFF
MEM_85D	*	85_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	SPACING_0_6MM
MEM_CMD	*	*	SPACING_0_15MM
MEM_CTRL	*	*	SPACING_0_6MM
MEM_DATA	*	*	SPACING_0_6MM
MEM_DQS	*	*	SPACING_0_6MM
MEM_CLK	MEM_CMD	*	SPACING_0_4MM
MEM_CLK	MEM_DATA	*	SPACING_0_4MM
MEM_CLK	MEM_DQS	*	SPACING_0_4MM
MEM_CTRL	MEM_CTRL	*	SPACING_0_2MM
MEM_CTRL	MEM_CMD	*	SPACING_0_3MM
MEM_CTRL	MEM_DATA	*	SPACING_0_3MM
MEM_CTRL	MEM_DQS	*	SPACING_0_3MM
MEM_CMD	MEM_CMD	*	SPACING_0_3MM
MEM_CMD	MEM_DATA	*	SPACING_0_3MM
MEM_CMD	MEM_DQS	*	SPACING_0_3MM
MEM_DATA	MEM_DATA	*	SPACING_0_3MM
MEM_DQS	MEM_DQS	*	SPACING_0_3MM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
MEM_A_CLK	MEM_70D	MEM_CLK		MEM CLK P<1..0> 16 31
MEM_B_CLK	MEM_70D	MEM_CLK		MEM CLK N<1..0> 16 31
MEM_A_CVTI	MEM_45S	MEM_CTRL		MEM_CKE<1..0> 16 31 33
MEM_B_CVTI	MEM_45S	MEM_CTRL		MEM_CS I<1..0> 16 31 33
MEM_A_CVTI	MEM_45S	MEM_CTRL		MEM_ODT<1..0> 16 31 33
MEM_B_CVTI	MEM_45S	MEM_CTRL		MEM_ODT<3..2> 16 31 33
MEM_A_CMD	MEM_55S	MEM_CMD		MEM A A<14..0> 16 17 31 33
MEM_B_CMD	MEM_55S	MEM_CMD		MEM B BS<2..0> 17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD		MEM A RAS L 17 31 33
MEM_B_CMD	MEM_55S	MEM_CMD		MEM B CAS L 17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD		MEM A WE L 17 31 33
MEM_B_CMD	MEM_55S	MEM_CMD		MEM B WE L 17 31 33
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA		MEM A DQ<6..0> 17 31
MEM_B_DQ_BYTE0_PP	MEM_55S	MEM_DATA		MEM B DQ<7> 7 17 31
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA		MEM A DQ<13..8> 17 31
MEM_B_DQ_BYTE1_PP	MEM_55S	MEM_DATA		MEM B DQ<14> 7 17 31
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA		MEM A DQ<15> 17 31
MEM_B_DQ_BYTE2_PP	MEM_55S	MEM_DATA		MEM B DQ<16> 7 17 31
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA		MEM A DQ<23..17> 17 31
MEM_B_DQ_BYTE3_PP	MEM_55S	MEM_DATA		MEM B DQ<25> 7 17 31
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA		MEM A DQ<31..26> 17 31
MEM_B_DQ_BYTE4_PP	MEM_55S	MEM_DATA		MEM B DQ<38> 7 17 31
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA		MEM A DQ<39> 17 31
MEM_B_DQ_BYTE5_PP	MEM_55S	MEM_DATA		MEM B DQ<43..40> 7 17 31
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA		MEM A DQ<47> 17 31
MEM_B_DQ_BYTE6_PP	MEM_55S	MEM_DATA		MEM B DQ<44> 7 17 31
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA		MEM A DQ<53..48> 17 31
MEM_B_DQ_BYTE7_PP	MEM_55S	MEM_DATA		MEM B DQ<47..45> 17 31
MEM_A_DQ_BYTE8	MEM_55S	MEM_DATA		MEM A DQ<54> 17 31
MEM_B_DQ_BYTE8_PP	MEM_55S	MEM_DATA		MEM B DQ<48> 7 17 31
MEM_A_DQ_BYTE9	MEM_55S	MEM_DATA		MEM A DQ<58..56> 17 31
MEM_B_DQ_BYTE9_PP	MEM_55S	MEM_DATA		MEM B DQ<55..49> 17 31
MEM_A_DQ_BYTE10	MEM_55S	MEM_DATA		MEM A DQ<59> 17 31
MEM_B_DQ_BYTE10_PP	MEM_55S	MEM_DATA		MEM B DQ<61..56> 17 31
MEM_A_DQ_BYTE11	MEM_55S	MEM_DATA		MEM A DQ<63..60> 17 31
MEM_B_DQ_BYTE11_PP	MEM_55S	MEM_DATA		MEM B DQ<62> 7 17 31
MEM_B_DQ_BYTE12	MEM_55S	MEM_DATA		MEM B DQ<63> 17 31
MEM_A_DM0	MEM_55S	MEM_DATA		MEM A DM<0> 17 31
MEM_B_DM1	MEM_55S	MEM_DATA		MEM B DM<1> 17 31
MEM_A_DM1	MEM_55S	MEM_DATA		MEM A DM<1> 17 31
MEM_B_DM2	MEM_55S	MEM_DATA		MEM B DM<2> 17 31
MEM_A_DM2	MEM_55S	MEM_DATA		MEM A DM<2> 17 31
MEM_B_DM3	MEM_55S	MEM_DATA		MEM B DM<3> 17 31
MEM_A_DM3	MEM_55S	MEM_DATA		MEM A DM<3> 17 31
MEM_B_DM4	MEM_55S	MEM_DATA		MEM B DM<4> 17 31
MEM_A_DM4	MEM_55S	MEM_DATA		MEM A DM<4> 17 31
MEM_B_DM5	MEM_55S	MEM_DATA		MEM B DM<5> 17 31
MEM_A_DM5	MEM_55S	MEM_DATA		MEM A DM<5> 17 31
MEM_B_DM6	MEM_55S	MEM_DATA		MEM B DM<6> 17 31
MEM_A_DM6	MEM_55S	MEM_DATA		MEM A DM<6> 17 31
MEM_B_DM7	MEM_55S	MEM_DATA		MEM B DM<7> 17 31
MEM_A_DM7	MEM_55S	MEM_DATA		MEM A DM<7> 17 31
MEM_B_DQS0	MEM_85D	MEM_DQS		MEM B DQS P<0> 7 17 31
MEM_A_DQS0	MEM_85D	MEM_DQS		MEM A DQS N<0> 7 17 31
MEM_B_DQS1	MEM_85D	MEM_DQS		MEM B DQS P<1> 7 17 31
MEM_A_DQS1	MEM_85D	MEM_DQS		MEM A DQS N<1> 7 17 31
MEM_B_DQS2	MEM_85D	MEM_DQS		MEM B DQS P<2> 7 17 31
MEM_A_DQS2	MEM_85D	MEM_DQS		MEM A DQS N<2> 7 17 31
MEM_B_DQS3	MEM_85D	MEM_DQS		MEM B DQS P<3> 7 17 31
MEM_A_DQS3	MEM_85D	MEM_DQS		MEM A DQS N<3> 7 17 31
MEM_B_DQS4	MEM_85D	MEM_DQS		MEM B DQS P<4> 7 17 31
MEM_A_DQS4	MEM_85D	MEM_DQS		MEM A DQS N<4> 7 17 31
MEM_B_DQS5	MEM_85D	MEM_DQS		MEM B DQS P<5> 7 17 31
MEM_A_DQS5	MEM_85D	MEM_DQS		MEM A DQS N<5> 7 17 31
MEM_B_DQS6	MEM_85D	MEM_DQS		MEM B DQS P<6> 7 17 31
MEM_A_DQS6	MEM_85D	MEM_DQS		MEM A DQS N<6> 7 17 31
MEM_B_DQS7	MEM_85D	MEM_DQS		MEM B DQS P<7> 7 17 31
MEM_A_DQS7	MEM_85D	MEM_DQS		MEM A DQS N<7> 7 17 31

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
MEM_B_CLK	MEM_70D	MEM_CLK		MEM CLK P<4..3> 16 32
MEM_A_CLK	MEM_70D	MEM_CLK		MEM CLK N<4..3> 16 32
MEM_B_CVTI	MEM_45S	MEM_CTRL		MEM_CKE<4..3> 16 32 33
MEM_A_CVTI	MEM_45S	MEM_CTRL		MEM_CS I<3..2> 16 32 33
MEM_B_CVTI	MEM_45S	MEM_CTRL		MEM_ODT<3..2> 16 32 33
MEM_A_CVTI	MEM_45S	MEM_CTRL		MEM_ODT<3..2> 16 32 33
MEM_B_CMD	MEM_55S	MEM_CMD		MEM B A<14..0> 16 17 32 33
MEM_A_CMD	MEM_55S	MEM_CMD		MEM B BS<2..0> 17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD		MEM B RAS L 17 32 33
MEM_A_CMD	MEM_55S	MEM_CMD		MEM B CAS L 17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD		MEM B WE L 17 32 33
MEM_A_CMD	MEM_55S	MEM_CMD		MEM B WE L 17 32 33
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA		MEM B DQ<5..0> 17 32
MEM_A_DQ_BYTE0_PP	MEM_55S	MEM_DATA		MEM B DQ<6> 7 17 32
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA		MEM B DQ<7> 17 32
MEM_A_DQ_BYTE1_PP	MEM_55S	MEM_DATA		MEM B DQ<8> 7 17 32
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA		MEM B DQ<15..9> 17 32
MEM_A_DQ_BYTE2_PP	MEM_55S	MEM_DATA		MEM B DQ<15..9> 17 32
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA		MEM B DQ<22..16> 17 32
MEM_A_DQ_BYTE3_PP	MEM_55S	MEM_DATA		MEM B DQ<23> 7 17 32
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA		MEM B DQ<24> 17 32
MEM_A_DQ_BYTE4_PP	MEM_55S	MEM_DATA		MEM B DQ<25> 7 17 32
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA		MEM B DQ<31..26> 17 32
MEM_A_DQ_BYTE5_PP	MEM_55S	MEM_DATA		MEM B DQ<37..32> 17 32
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA		MEM B DQ<38> 17 32
MEM_A_DQ_BYTE6_PP	MEM_55S	MEM_DATA		MEM B DQ<39> 17 32
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA		MEM B DQ<43..40> 17 32
MEM_A_DQ_BYTE7_PP	MEM_55S	MEM_DATA		MEM B DQ<44> 7 17 32
MEM_B_DQ_BYTE8	MEM_55S	MEM_DATA		MEM B DQ<47..45> 17 32
MEM_A_DQ_BYTE8_PP	MEM_55S	MEM_DATA		MEM B DQ<48> 17 32
MEM_B_DQ_BYTE9	MEM_55S	MEM_DATA		MEM B DQ<55..49> 17 32
MEM_A_DQ_BYTE9_PP	MEM_55S	MEM_DATA		MEM B DQ<55..49> 17 32
MEM_B_DQ_BYTE10	MEM_55S	MEM_DATA		MEM B DQ<61..56> 17 32
MEM_A_DQ_BYTE10_PP	MEM_55S	MEM_DATA		MEM B DQ<62> 7 17 32
MEM_B_DQ_BYTE11	MEM_55S	MEM_DATA		MEM B DQ<63> 17 32
MEM_A_DQ_BYTE11_PP	MEM_55S	MEM_DATA		MEM B DQ<63> 17 32
MEM_B_DM0	MEM_55S	MEM_DATA		MEM B DM<0> 17 32
MEM_A_DM1	MEM_55S	MEM_DATA		MEM B DM<1> 17 32
MEM_B_DM1	MEM_55S	MEM_DATA		MEM B DM<1> 17 32
MEM_A_DM2	MEM_55S	MEM_DATA		MEM B DM<2> 17 32
MEM_B_DM2	MEM_55S	MEM_DATA		MEM B DM<2> 17 32
MEM_A_DM3	MEM_55S	MEM_DATA		MEM B DM<3> 17 32
MEM_B_DM3	MEM_55S	MEM_DATA		MEM B DM<3> 17 32
MEM_A_DM4	MEM_55S	MEM_DATA		MEM B DM<4> 17 32
MEM_B_DM4	MEM_55S	MEM_DATA		MEM B DM<4> 17 32
MEM_A_DM5	MEM_55S	MEM_DATA		MEM B DM<5> 17 32
MEM_B_DM5	MEM_55S	MEM_DATA		MEM B DM<5> 17 32
MEM_A_DM6	MEM_55S	MEM_DATA		MEM B DM<6> 17 32
MEM_B_DM6	MEM_55S	MEM_DATA		MEM B DM<6> 17 32
MEM_A_DM7	MEM_55S	MEM_DATA		MEM B DM<7> 17 32
MEM_B_DM7	MEM_55S	MEM_DATA		MEM B DM<7> 17 32
MEM_B_DQS0	MEM_85D	MEM_DQS		MEM B DQS P<0> 7 17 32
MEM_A_DQS0	MEM_85D	MEM_DQS		MEM B DQS N<0> 7 17 32
MEM_B_DQS1	MEM_85D	MEM_DQS		MEM B DQS P<1> 7 17 32
MEM_A_DQS1	MEM_85D	MEM_DQS		MEM B DQS P<1> 7 17 32
MEM_B_DQS2	MEM_85D	MEM_DQS		MEM B DQS N<1> 7 17 32
MEM_A_DQS2	MEM_85D	MEM_DQS		MEM B DQS P<2> 7 17 32
MEM_B_DQS3	MEM_85D	MEM_DQS		MEM B DQS N<2> 7 17 32
MEM_A_DQS3	MEM_85D	MEM_DQS		MEM B DQS P<3> 7 17 32
MEM_B_DQS4	MEM_85D	MEM_DQS		MEM B DQS N<3> 7 17 32
MEM_A_DQS4	MEM_85D	MEM_DQS		MEM B DQS P<4> 7 17 32
MEM_B_DQS5	MEM_85D	MEM_DQS		MEM B DQS N<4> 7 17 32
MEM_A_DQS5	MEM_85D	MEM_DQS		MEM B DQS P<5> 7 17 32
MEM_B_DQS6	MEM_85D	MEM_DQS		MEM B DQS N<5> 7 17 32
MEM_A_DQS6	MEM_85D	MEM_DQS		MEM B DQS P<6> 7 17 32
MEM_B_DQS7	MEM_85D	MEM_DQS		MEM B DQS N<6> 7 17 32
MEM_A_DQS7	MEM_85D	MEM_DQS		MEM B DQS P<7> 7 17 32
MEM_B_DQS8	MEM_85D	MEM_DQS		MEM B DQS N<7> 7 17 32
MEM_A_DQS8	MEM_85D	MEM_DQS		MEM B DQS N<7> 7 17 32

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Pre

**Memory Constraints**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	102 OF 118

www.laptop-schematics.com



Disk Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
IDE_55S	*	55_OHM_SE
SATA_55S	*	55_OHM_SE
SATA_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
IDE	*	*	SPACING_0.18MM
SATA	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HDA_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA	*	*	SPACING_0.18MM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_60S	*	55_OHM_SE
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	SPACING_0.5MM

DG SAYS MINIMUM SPACING 50 MILS FROM USB TO CLOCKS

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_55S	*	55_OHM_SE
SPI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SPACING_0.3MM
SPI	*	*	SPACING_0.18MM

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
IDE_FDD	IDE_55S	IDE	IDE_FDD<15..10>	23 44
IDE_FDD_SP	IDE_55S	IDE	IDE_FDD<9>	7 23 44
IDE_FDD	IDE_55S	IDE	IDE_FDD<8..0>	23 44
IDE_PDA	IDE_55S	IDE	IDE_PDA<2..0>	23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1 L	23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3 L	23 44
IDE_PDIOW	IDE_55S	IDE	IDE_PDIOW L	23 44
IDE_PDIOW	IDE_55S	IDE	IDE_PDIOW R	7 23 44
IDE_PDDACK	IDE_55S	IDE	IDE_PDDACK L	23 44
IDE_PDDACK	IDE_55S	IDE	IDE_PDDACK R	23 44
IDE_PDDREQ	IDE_55S	IDE	IDE_PDDREQ	23 44
IDE_PDIORDY	IDE_55S	IDE	IDE_PDIORDY	7 23 44
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14	23 44
IDE_RST_1	IDE_55S	IDE	ODE_RST_5VTOL L	24 44
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P	23 45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_N	23 45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_P	45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_N	45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P	7 23 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_N	7 23 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_C_P	45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_C_N	45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_P	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_N	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_D2R_P	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_D2R_N	23 45
SATA_BIAS	SATA_55S	SATA	SATA_BIAS	45
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	23 98
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK R	23
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	23 98
HDA_SYNC	HDA_55S	HDA	HDA_SYNC R	23
HDA_RST_L	HDA_55S	HDA	HDA_RST L	23 98
HDA_RST_L	HDA_55S	HDA	HDA_RST L R	23
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	23 98
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN CODEC	23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT R	23
USB_EXT_A	USB_90D	USB	USB_EXT_A P	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A N	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A MUXED P	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A MUXED N	24 46
USB_MINI	USB_90D	USB	USB_MINI P	24 34
USB_MINI	USB_90D	USB	USB_MINI N	24 34
USB_EXT_D	USB_90D	USB	USB_EXT_D P	24 46
USB_EXT_D	USB_90D	USB	USB_EXT_D N	24 46
USB_CAMERA	USB_90D	USB	USB_CAMERA P	7 24 47
USB_CAMERA	USB_90D	USB	USB_CAMERA N	7 24 47
USB_BT	USB_90D	USB	USB_BT P	7 24 47
USB_BT	USB_90D	USB	USB_BT N	7 24 47
USB_TPAD	USB_90D	USB	USB_TPAD P	24 47
USB_TPAD	USB_90D	USB	USB_TPAD N	24 47
USB_IR	USB_90D	USB	USB_IR P	7 24 47
USB_IR	USB_90D	USB	USB_IR N	7 24 47
USB_EXT_B	USB_90D	USB	USB_EXT_B P	24 46
USB_EXT_B	USB_90D	USB	USB_EXT_B N	24 46
USB_EXCARD	USB_90D	USB	USB_EXCARD P	24 47
USB_EXCARD	USB_90D	USB	USB_EXCARD N	24 47
USB_EXTC	USB_90D	USB	USB_EXTC P	24 46
USB_EXTC	USB_90D	USB	USB_EXTC N	24 46
USB_BIAS	USB_60S	USB	USB_BIAS	24
SMB_SR_SCT	SMB_55S	SMB	SMB_CLK	25 52
SMB_SR_SCT	SMB_55S	SMB	SMB_DATA	25 52
SMB_SR_ME_SCT	SMB_55S	SMB	SMB_ME_CLK	25 52
SMB_SR_ME_SCT	SMB_55S	SMB	SMB_ME_DATA	25 52
SPI_SCLK	SPI_55S	SPI	SPI_SCLK R	24 61
SPI_SCLK	SPI_55S	SPI	SPI_SCLK	7 61
SPI_A_SCLK	SPI_55S	SPI	SPI_A_SCLK R	24 61
SPI_B_SCLK	SPI_55S	SPI	SPI_B_SCLK R	24 61
SPI_SI	SPI_55S	SPI	SPI_SI R	24 61
SPI_SI	SPI_55S	SPI	SPI_SI	61
SPI_A_SI	SPI_55S	SPI	SPI_A_SI R	61
SPI_B_SI	SPI_55S	SPI	SPI_B_SI R	61
SPI_SO	SPI_55S	SPI	SPI_A_SO R	7 24 61
SPI_SO	SPI_55S	SPI	SPI_B_SO	7 61
SPI_SO	SPI_55S	SPI	SPI_B_SO R	7 61
SPI_CE_L0	SPI_55S	SPI	SPI_CE R L<0>	24 61
SPI_CE_L0	SPI_55S	SPI	SPI_CE L<0>	7 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE R L<1>	24 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE L<1>	7 61

**SB Constraints (1 of 2)**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	103 OF 118

PCI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	*	*	STANDARD

CHANGED TO 0.1MM SPACING AS THERE ARE NO PCI DEVICES

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLINK_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK	*	*	SPACING_0.18MM
CLINK_VREF	*	*	SPACING_0.3MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_12MIL	*	=STANDARD	0.3 MM	0.125 MM	7.5 MM	=STANDARD	=STANDARD

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	*	*	SPACING_0.5MM
ENET_MDI	ENET_MDI_TERM	*	SPACING_0.2MM

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	PCI_55S	PCI	PCI_AD<18..0>	24 28
	PCI_55S	PCI	PCI_AD<19>	24 28
	PCI_55S	PCI	PCI_AD<20>	24 28
	PCI_55S	PCI	PCI_AD<31..21>	24 28
	PCI_55S	PCI	PCI_PAR	24 28
	PCI_55S	PCI	PCI_C_BE_L<3..0>	24 28
	PCI_55S	PCI	PCI_IRDY_L	24
	PCI_55S	PCI	PCI_DEVSEL_L	24
	PCI_55S	PCI	PCI_PERR_L	24
	PCI_55S	PCI	PCI_LOCK_L	24
	PCI_55S	PCI	PCI_SERR_L	24 28
	PCI_55S	PCI	PCI_STOP_L	24
	PCI_55S	PCI	PCI_TRDY_L	24
	PCI_55S	PCI	PCI_FRAME_L	24
	PCI_55S	PCI	PCI_FW_REQ_L	24
	PCI_55S	PCI	PCI_FW_GNT_L	24
	PCI_55S	PCI	PCI_REQ1_L	7 24
	PCI_55S	PCI	PCI_GNT1_L	7 24
	PCI_55S	PCI	PCI_REQ2_L	7 24
	PCI_55S	PCI	PCI_GNT2_L	7 24
	INT_PIRQA_I	PCI	INT_PIRQA_L	24
	INT_PIRQB_I	PCI	INT_PIRQB_L	24
	INT_PIRQC_I	PCI	INT_PIRQC_L	24
	INT_PIRQD_I	PCI	INT_PIRQD_L	24
	INT_PIRQA_I	PCI	INT_PIRQA_L	24
	INT_PIRQB_I	PCI	INT_PIRQB_L	24
	INT_PIRQC_I	PCI	INT_PIRQC_L	24
	INT_PIRQD_I	PCI	INT_PIRQD_L	24
	PCI_E_R2D	PCIE	PCIE_MINI_R2D_C_P	24 34
	PCI_E_R2D	PCIE	PCIE_MINI_R2D_C_N	24 34
	PCI_E_D2R	PCIE	PCIE_MINI_D2R_P	7 24 34
	PCI_E_D2R	PCIE	PCIE_MINI_D2R_N	7 24 34
	PCI_E_R2D	PCIE	PCIE_ENET_R2D_C_P	24 37
	PCI_E_R2D	PCIE	PCIE_ENET_R2D_C_N	24 37
	PCI_E_D2R	PCIE	PCIE_ENET_D2R_P	7 24 37
	PCI_E_D2R	PCIE	PCIE_ENET_D2R_N	7 24 37
	PCI_E_R2D	PCIE	PCIE_FW_R2D_C_P	40 42
	PCI_E_R2D	PCIE	PCIE_FW_R2D_C_N	40 42
	PCI_E_D2R	PCIE	PCIE_FW_D2R_P	7 40 42
	PCI_E_D2R	PCIE	PCIE_FW_D2R_N	7 40 42
	GLAN_COMP		GLAN_COMP	23
	CLINK_NB	CLINK_55S	CLINK_NB_CLK	7 16 25
	CLINK_NB	CLINK_55S	CLINK_NB_DATA	7 16 25
	CLINK_NB_RESET_L	CLINK_55S	CLINK_NB_RESET_L	16 25
	NB_CLINK_VREF	CLINK_12MIL	NB_CLINK_VREF	16
	SB_CLINK_VREF0	CLINK_12MIL	SB_CLINK_VREF0	25
	SB_CLINK_VREF1	CLINK_12MIL	SB_CLINK_VREF1	25
		DDR	PP1V9R2V5_ENET_PHY_AVDD	37 39
		DDR	PP1V9R2V5_S3_ENET_R	38
		ENET_MDI_TERM	ENET_MDI0	37
		ENET_MDI_TERM	ENET_MDI1	37
		ENET_MDI_TERM	ENET_MDI2	37
		ENET_MDI_TERM	ENET_MDI3	37
	ENET_MDI0	ENET_100D	ENET_MDI_P<0>	37 39
	ENET_MDI0	ENET_100D	ENET_MDI_N<0>	37 39
	ENET_MDI1	ENET_100D	ENET_MDI_P<1>	37 39
	ENET_MDI1	ENET_100D	ENET_MDI_N<1>	37 39
	ENET_MDI2	ENET_100D	ENET_MDI_P<2>	37 39
	ENET_MDI2	ENET_100D	ENET_MDI_N<2>	37 39
	ENET_MDI3	ENET_100D	ENET_MDI_P<3>	37 39
	ENET_MDI3	ENET_100D	ENET_MDI_N<3>	37 39

**SB Constraints (2 of 2)**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(10/02/2006)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT		OF
NONE	104		118

www.laptop-schematics.com

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_FSB_100D	*	100_OHM_DIFF
CLK_PCIE_100D	*	100_OHM_DIFF
CLK_MED_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	*	*	CLK_SPACING_0.6MM
CLK_PCIE	*	*	CLK_SPACING_0.5MM
CLK_MED	*	*	CLK_SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	CK505_CPU0_P	29 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	CK505_CPU0_N	29 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	CK505_CPU1_P	29 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	CK505_CPU1_N	29 30
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_P	29 30
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_N	29 30
(CK505_PCIE0)	CLK_MED_55S	CLK_MED	CK505_PCIE0_CLK_ITPEN	29 30
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	29 30
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	29 30
(CK505_PCIE2)	CLK_MED_55S	CLK_MED	CK505_PCIE2_CLK	29 30
(CK505_PCIE3)	CLK_MED_55S	CLK_MED	CK505_PCIE3_CLK	29 30
(CK505_PCIE3)	CLK_MED_55S	CLK_MED	CK505_PCIE3_CLK	29 30
(CK505_PCIE4)	CLK_MED_55S	CLK_MED	CK505_PCIE4_CLK	29 30
(CK505_PCIE4)	CLK_MED_55S	CLK_MED	CK505_PCIE4_CLK	29 30
(CK505_PCIE5)	CLK_MED_55S	CLK_MED	CK505_PCIE5_CLK_FCTSEL	29 30
(CK505_PCIE5)	CLK_MED_55S	CLK_MED	CK505_PCIE5_CLK_FCTSEL	29 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_48M_FSA	29 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_REF0_FSC	29 30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_P	29 30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_N	29 30
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_P	29 30
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_N	29 30
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_P	29 30
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_N	29 30
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_P	29 30
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_N	29 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_P	29 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_N	29 30
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_P	29 30
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_N	29 30
(CK505_SRC7)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_P	29 30
(CK505_SRC7)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_N	29 30
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_P	29 30
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_N	29 30
(CK505_SRC9)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_P	29 30
(CK505_SRC9)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_N	29 30
(CK505_SRC10)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_P	29 30
(CK505_SRC10)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_N	29 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P	7 10 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N	7 10 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P	7 14 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N	7 14 30
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	13 30 100
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	13 30 100
(CK505_PCIE0)	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	7 30 51
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	7 24 30
(CK505_PCIE2)	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	7 30 49
(CK505_PCIE3)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	7 30 49
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCTRL	7 25 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	7 25 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_FSA	30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_FSC	30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_P	30 85
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_N	30 85
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P	7 24 30
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N	7 24 30
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P	7 30 40
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N	7 30 40
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_P	7 23 30
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_N	7 23 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P	7 16 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N	7 16 30
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	30 34
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	30 34
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_P	7 30 37
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_N	7 30 37

Previews

**Clock Constraints**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER 051-7228 REV. 34  
 SCALE NONE SHEET 105 OF 118

FireWire Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FW_110D	*	110_OHM_DIFF
FW_110D	BGA_P1MM	110_OHM_DIFF_ESCAPE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FW_TP	*	*	SPACING_0.3MM

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_0_TPA	FW_110D	FW_TP	FW_PORT0_TPA_P 43
	FW_110D	FW_TP	FW_PORT0_TPA_N 43
FW_0_TPB	FW_110D	FW_TP	FW_PORT0_TPB_P 43
	FW_110D	FW_TP	FW_PORT0_TPB_N 43
FW_1_TPA	FW_110D	FW_TP	FW_PORT1_TPA_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_N 43
FW_1_TPB	FW_110D	FW_TP	FW_PORT1_TPB_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_N 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_N 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_N 43
Port 2 Not Used			

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_55G	SMB	SMBUS_SMC_A_S3_SCL 52
SMBUS_SMC_A_S3_SDA	SMB_55G	SMB	SMBUS_SMC_A_S3_SDA 52
SMBUS_SMC_B_S0_SCL	SMB_55G	SMB	SMBUS_SMC_B_S0_SCL 52
SMBUS_SMC_B_S0_SDA	SMB_55G	SMB	SMBUS_SMC_B_S0_SDA 52
SMBUS_SMC_O_S0_SCL	SMB_55G	SMB	SMBUS_SMC_O_S0_SCL 52
SMBUS_SMC_O_S0_SDA	SMB_55G	SMB	SMBUS_SMC_O_S0_SDA 52
SMBUS_SMC_BSA_SCL	SMB_55G	SMB	SMBUS_SMC_BSA_SCL 52
SMBUS_SMC_BSA_SDA	SMB_55G	SMB	SMBUS_SMC_BSA_SDA 52
SMBUS_SMC_MGMT_SCL	SMB_55G	SMB	SMBUS_SMC_MGMT_SCL 52
SMBUS_SMC_MGMT_SDA	SMB_55G	SMB	SMBUS_SMC_MGMT_SDA 52

FireWire & SMC Constraints

SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006

Preliminary

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	900
PWR	*	=STANDARD	900

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PWR	*	PWR_P2MM
MEM_CMD	PWR	*	PWR_P2MM
MEM_CTRL	PWR	*	PWR_P2MM
MEM_DATA	PWR	*	PWR_P2MM
MEM_DQS	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK_VREF	GND	*	GND_P2MM
CLK_MED	GND	*	GND_P2MM
CLK_PCIE	GND	*	GND_P2MM
DMI	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	PWR	*	PWR_P2MM
DMI	PWR	*	PWR_P2MM
SATA	PWR	*	PWR_P2MM
USB	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	PWR	*	PWR_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	SPACING_0.4MM
SWITCHNODE	*	*	SWITCHNODE
THERMAL	PWR	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM
SMS	*	*	SPACING_0.3MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM
FSB_DSTB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM
ENET_MDI	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_MED	PWR	*	GND_P2MM

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
TMDS_DATA	TMDS_100P	TMDS	TMDS DATA P<3..0>
TMDS_100N	TMDS_100P	TMDS	TMDS DATA N<3..0>
TMDS_CLK	TMDS_100P	TMDS	TMDS CLK P
TMDS_100N	TMDS_100P	TMDS	TMDS CLK N
TMDS_100P	TMDS_100P	TMDS	TMDS CONN DP<3..0>
TMDS_100N	TMDS_100P	TMDS	TMDS CONN DN<3..0>
TMDS_100P	TMDS_100P	TMDS	TMDS CONN CLKP
TMDS_100N	TMDS_100P	TMDS	TMDS CONN CLKN
(USB_EXT_A)	USR_80P	USR	USB PORT0 P
(USB_EXT_B)	USR_80P	USR	USB PORT0 N
(USB_EXT_C)	USR_80P	USR	USB PORT1 P
(USB_EXT_D)	USR_80P	USR	USB PORT1 N
(USB_EXT_E)	USR_80P	USR	USB PORT2 P
(USB_EXT_F)	USR_80P	USR	USB PORT2 N
(USB_EXTD)	USR_80P	USR	USB C MIXED P
(USB_EXTD)	USR_80P	USR	USB C MIXED N
(USB_CAMERA)	USR_80P	USR	USB CAMERA L P
(USB_CAMERA)	USR_80P	USR	USB CAMERA L N
(USB_IR)	USR_80P	USR	USB IR L P
(USB_IR)	USR_80P	USR	USB IR L N
LVDS_A_CLK	LVDS_100P	LVDS	LVDS L CLK P
LVDS_A_CLK	LVDS_100P	LVDS	LVDS L CLK N
LVDS_A_DATA	LVDS_100P	LVDS	LVDS L DATA P<3..0>
LVDS_A_DATA	LVDS_100P	LVDS	LVDS L DATA N<3..0>
LVDS_B_CLK	LVDS_100P	LVDS	LVDS U CLK P
LVDS_B_CLK	LVDS_100P	LVDS	LVDS U CLK N
LVDS_B_DATA	LVDS_100P	LVDS	LVDS U DATA P<3..0>
LVDS_B_DATA	LVDS_100P	LVDS	LVDS U DATA N<3..0>
PCIE_100P	PCIE	PCIE	PCIE FW R2D N
PCIE_100P	PCIE	PCIE	PCIE FW R2D P
PCIE_100P	PCIE	PCIE	PCIE FW D2R C N
PCIE_100P	PCIE	PCIE	PCIE FW D2R C P
PCIE_100P	PCIE	PCIE	PCIE ENET R2D P
PCIE_100P	PCIE	PCIE	PCIE ENET R2D N
PCIE_100P	PCIE	PCIE	PCIE ENET D2R C P
PCIE_100P	PCIE	PCIE	PCIE ENET D2R C N
PCIE_100P	PCIE	PCIE	PCIE MINI R2D N
PCIE_100P	PCIE	PCIE	PCIE MINI R2D P
ENET_MDI_T	ENET_100P	ENET	ENET MDI T P<0>
ENET_MDI_T	ENET_100P	ENET	ENET MDI T N<0>
ENET_MDI_T	ENET_100P	ENET	ENET MDI T P<1>
ENET_MDI_T	ENET_100P	ENET	ENET MDI T N<1>
ENET_MDI_T	ENET_100P	ENET	ENET MDI T P<2>
ENET_MDI_T	ENET_100P	ENET	ENET MDI T N<2>
ENET_MDI_T	ENET_100P	ENET	ENET MDI T P<3>
ENET_MDI_T	ENET_100P	ENET	ENET MDI T N<3>
ENET_MDI_R	ENET_100P	ENET	ENET MDI R P<0>
ENET_MDI_R	ENET_100P	ENET	ENET MDI R N<0>
ENET_MDI_R	ENET_100P	ENET	ENET MDI R P<1>
ENET_MDI_R	ENET_100P	ENET	ENET MDI R N<1>
ENET_MDI_R	ENET_100P	ENET	ENET MDI R P<2>
ENET_MDI_R	ENET_100P	ENET	ENET MDI R N<2>
ENET_MDI_R	ENET_100P	ENET	ENET MDI R P<3>
ENET_MDI_R	ENET_100P	ENET	ENET MDI R N<3>
CRT_50R	CRT	CRT	GPU_TV_COMP
CRT_50R	CRT	CRT	GPU_TV_C
CRT_50R	CRT	CRT	GPU_TV_Y
CRT_50R	CRT	CRT	GPU_RED
CRT_50R	CRT	CRT	GPU_GRN
CRT_50R	CRT	CRT	GPU_BLU
(CRT_SYNC)	CRT_55R	CRT_SYNC	GPU_H2SYNC
(CRT_SYNC)	CRT_55R	CRT_SYNC	GPU_V2SYNC
CRT_SYNC	CRT_55R	CRT_SYNC	VGA_HSYNC
CRT_SYNC	CRT_55R	CRT_SYNC	VGA_VSYNC
(CRT_SYNC)	CRT_55R	CRT_SYNC	GPU_BUF_HSYNC
(CRT_SYNC)	CRT_55R	CRT_SYNC	GPU_BUF_VSYNC
CRT_50R	CRT	CRT	VIDEO_MUX_RED
CRT_50R	CRT	CRT	VIDEO_MUX_GRN
CRT_50R	CRT	CRT	VIDEO_MUX_BLU
CRT_55R	CRT	CRT	VGA_RED
CRT_55R	CRT	CRT	VGA_GRN
CRT_55R	CRT	CRT	VGA_BLU
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_P
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_N
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_P
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_N
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_P
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_N
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_P
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_N
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_P
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_N

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
IMVP6	SWITCHNODE	IMVP6	IMVP6 PHASE1
IMVP6	SWITCHNODE	IMVP6	IMVP6 PHASE2
IMVP6	SWITCHNODE	IMVP6	IMVP6 PHASE3
1V05REG	SWITCHNODE	1V05REG	1V05REG_SWITCHNODE
1V55REG	SWITCHNODE	1V55REG	1V55REG_SWITCHNODE
MCH_CORES0	SWITCHNODE	MCH_CORES0	MCH_CORES0_SWITCHNODE
1V25REG	SWITCHNODE	1V25REG	1V25REG_SWITCHNODE
1V8S3	SWITCHNODE	1V8S3	1V8S3 PHASE
5V5S	SWITCHNODE	5V5S	5V5S SW
3V3S3	SWITCHNODE	3V3S3	3V3S3 SW
P3V3S5	SWITCHNODE	P3V3S5	P3V3S5 SW
P2V5S0	SWITCHNODE	P2V5S0	P2V5S0 SW
SMS	SMS	SMS	SMS X AXIS
SMS	SMS	SMS	SMS Y AXIS
SMS	SMS	SMS	SMS Z AXIS

M72/M78 SPECIFIC CONSTRAINTS

SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	108 OF 118

M72/M78 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM				NO_TYPE, BGA_P1MM			MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	4 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT
DEFAULT	TOP, BOTTOM	Y	=55_OHM_SE	0.100 MM	3 MM	0 MM	0 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.125 MM			
55_OHM_SE	*	Y	0.100 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.225 MM	0.225 MM			
40_OHM_SE	*	Y	0.185 MM	0.185 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
45_OHM_SE	*	Y	0.150 MM	0.150 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP, BOTTOM	Y	0.340 MM	0.340 MM			
27F4_OHM_SE	*	Y	0.265 MM	0.265 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.180 MM	0.180 MM		0.120 MM	0.120 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.215 MM	0.215 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.120 MM	0.120 MM		0.130 MM	0.130 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.125 MM	0.125 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.175 MM	0.175 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.095 MM	0.095 MM		0.205 MM	0.205 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.280 MM	0.280 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P2MM
CLK_MRD	*	BGA_P1MM	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPACING_0.15MM	*	0.15 MM	?
SPACING_0.18MM	*	0.18 MM	?
SPACING_0.2MM	*	0.2 MM	?
SPACING_0.25MM	*	0.25 MM	?
SPACING_0.3MM	*	0.3 MM	?
SPACING_0.4MM	*	0.4 MM	?
SPACING_0.5MM	*	0.5 MM	?
SPACING_0.6MM	*	0.6 MM	?
SWITCHNODE	*	0.6 MM	1000
SWITCHNODE	TOP, BOTTOM	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM
CLK_SPACING_0.5MM	*	0.5 MM	?
CLK_SPACING_0.6MM	*	0.6 MM	?
CLK_SPACING_0.5MM	TOP, BOTTOM	0.2 MM	?
CLK_SPACING_0.6MM	TOP, BOTTOM	0.2 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF_ESCAPE	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF_ESCAPE	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.250 MM	0.250 MM
110_OHM_DIFF_ESCAPE	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.15 MM	0.15 MM			
50_OHM_SE	*	Y	0.120 MM	0.120 MM	=STANDARD	=STANDARD	=STANDARD

**M72/M78 RULE DEFINITIONS**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	SHT	OF	
NONE	109	118	

www.laptop-schematics.com



8			7			6			5			4			3			2			1																																																																																																																																																																																																																																																																																																																																												
CK505_LVDS_P	CK505_LVDS_P - @m72_1ib.M72	2983 30C5 105D3	DM1_S2N_P<0>	DM1_S2N_P<0> - @m72_1ib.M72	7C7 16B3 24D2 101C3	F5B_D1N_V_L<1>	F5B_D1N_V_L<1> - @m72_1ib.M72	7D7 7D8 10B4 14B3 100C3	FW_PORT0_TPB_N	FW_PORT0_TPB_N - @m72_1ib.M72	43C5 43C6 106D3	FW_PORT0_TPB_P	FW_PORT0_TPB_P - @m72_1ib.M72	43C5 43C8	FW_PORT0_VP	FW_PORT0_VP - @m72_1ib.M72	43D3	FW_PORT0_VP_FL_N	FW_PORT0_VP_FL_N - @m72_1ib.M72	43D5	FW_PORT1_TPA_FL_P	FW_PORT1_TPA_FL_P - @m72_1ib.M72	43B2 106D3	FW_PORT1_TPA_P	FW_PORT1_TPA_P - @m72_1ib.M72	43C6 43C8	FW_PORT1_TPB_N	FW_PORT1_TPB_N - @m72_1ib.M72	43B2 106D3	FW_PORT1_TPB_P	FW_PORT1_TPB_P - @m72_1ib.M72	43B2 106D3	FW_PORT1_TPB_FL_N	FW_PORT1_TPB_FL_N - @m72_1ib.M72	43B2 106D3	FW_PORT1_TPB_FL_P	FW_PORT1_TPB_FL_P - @m72_1ib.M72	43B2 106D3	FW_PORT1_TPB_N	FW_PORT1_TPB_N - @m72_1ib.M72	43A6 43C6 106D3	FW_PORT1_TPB_P	FW_PORT1_TPB_P - @m72_1ib.M72	43A6 43C8	FW_PORT1_VP	FW_PORT1_VP - @m72_1ib.M72	43D5	FW_PORTS_VP	FW_PORTS_VP - @m72_1ib.M72	43D5	FW_PORTS_VP_R	FW_PORTS_VP_R - @m72_1ib.M72	40C7 43D6	FW_PU_RST_L	FW_PU_RST_L - @m72_1ib.M72	40B6	FW_R0	FW_R0 - @m72_1ib.M72	40B6	FW_RESET_L	FW_RESET_L - @m72_1ib.M72	7B3 7D6 28C1 40B3	FW_REXT	FW_REXT - @m72_1ib.M72	40B6	FW_SCI	FW_SCI - @m72_1ib.M72	40B6	FW_TPCFS	FW_TPCFS - @m72_1ib.M72	40B6	FW_TRST_L	FW_TRST_L - @m72_1ib.M72	7C3 40C3	FW_VAUX_DETECT	FW_VAUX_DETECT - @m72_1ib.M72	40C3	FW_XI	FW_XI - @m72_1ib.M72	40B6	FW_XO	FW_XO - @m72_1ib.M72	40B6	FW_XO_R	FW_XO_R - @m72_1ib.M72	40B7	GATE_L2V_S3	GATE_L2V_S3 - @m72_1ib.M72	78D2	GATE_L2V_S3_R	GATE_L2V_S3_R - @m72_1ib.M72	78D3	GPX_VID<1>	GPX_VID<1> - @m72_1ib.M72	16B3 22B8	GPX_VID<2>	GPX_VID<2> - @m72_1ib.M72	16B3 22B8	GPX_VID<3>	GPX_VID<3> - @m72_1ib.M72	16B3 22B8	GPX_VID<4>	GPX_VID<4> - @m72_1ib.M72	16B3 22B8	GLAN_COMP	GLAN_COMP - @m72_1ib.M72	23C6 104B3	GND_IMVP6_SGND	GND_IMVP6_SGND - @m72_1ib.M72	71B6	GND_P1V5REG_SGND	GND_P1V5REG_SGND - @m72_1ib.M72	73B7	GND_P1V8REG_SGND	GND_P1V8REG_SGND - @m72_1ib.M72	75C5 75D6	GND_P1V25REG_SGND	GND_P1V25REG_SGND - @m72_1ib.M72	74B7	GND_PP5VREG_SGND	GND_PP5VREG_SGND - @m72_1ib.M72	76A7	GND_SMC_AVSS	GND_SMC_AVSS - @m72_1ib.M72	49B2 50B7 53B2 53C6 53D2	GPU_BLC	GPU_BLC - @m72_1ib.M72	85C4 91B8 10B8B3	GPU_BUF_HSVCN	GPU_BUF_HSVCN - @m72_1ib.M72	10B8A3	GPU_BUF_VSVCN	GPU_BUF_VSVCN - @m72_1ib.M72	10B8A3	GPU_DDC_A_CLK	GPU_DDC_A_CLK - @m72_1ib.M72	85C7 94D1	GPU_DDC_A_DATA	GPU_DDC_A_DATA - @m72_1ib.M72	85C7 94C1	GPU_DDC_C_CLK	GPU_DDC_C_CLK - @m72_1ib.M72	85A4 85C1 90A8	GPU_DDC_C_DATA	GPU_DDC_C_DATA - @m72_1ib.M72	85A4 85D1 90A6	GPU_DGON	GPU_DGON - @m72_1ib.M72	85A4 90B8	GPU_ENABLE_BL	GPU_ENABLE_BL - @m72_1ib.M72	85A5	GPU_OEM	GPU_OEM - @m72_1ib.M72	85C4 91B8 10B8B3	GPU_HSVCN	GPU_HSVCN - @m72_1ib.M72	85C7 91A4 10B8B3	GPU_HPD	GPU_HPD - @m72_1ib.M72	85A7 94C1	GPU_HSK_THRMD_N	GPU_HSK_THRMD_N - @m72_1ib.M72	55A5 55A6 10B8A3	GPU_HSK_THRMD_P	GPU_HSK_THRMD_P - @m72_1ib.M72	55A5 55B5 10B8A3	GPU_HSVCN_BUF	GPU_HSVCN_BUF - @m72_1ib.M72	91A3	GPU_PRESENT	GPU_PRESENT - @m72_1ib.M72	6A8 28C1	SB_GPI06	SB_GPI06 - @m72_1ib.M72	25A5 25C5 28C2	GPU_PRESENT_DRAIN	GPU_PRESENT_DRAIN - @m72_1ib.M72	6B7	GPU_PRESENT_R	GPU_PRESENT_R - @m72_1ib.M72	6B7	GPU_REB	GPU_REB - @m72_1ib.M72	85C4 91B8 10B8B3	GPU_TV_C	GPU_TV_C - @m72_1ib.M72	85C4 91B8 10B8B3	GPU_TV_COMP	GPU_TV_COMP - @m72_1ib.M72	85C4 91B8 10B8B3	GPU_TV_Y	GPU_TV_Y - @m72_1ib.M72	85C4 91B8 10B8B3	GPU_V2SYNC	GPU_V2SYNC - @m72_1ib.M72	85C7 91B4 10B8A3	GPU_VARY_BL	GPU_VARY_BL - @m72_1ib.M72	85A4 90B8	GPU_VSVCN_BUF	GPU_VSVCN_BUF - @m72_1ib.M72	91B3	HDA_BIT_CLK	HDA_BIT_CLK - @m72_1ib.M72	23C8 98C6 103C3	HDA_BIT_CLK_R	HDA_BIT_CLK_R - @m72_1ib.M72	23C6 103C3	HDA_DOCK_RM_L	HDA_DOCK_RM_L - @m72_1ib.M72	23B6	HDA_RST_L	HDA_RST_L - @m72_1ib.M72	23C8 98C6 103C3	HDA_RST_L_R	HDA_RST_L_R - @m72_1ib.M72	23C8 103C3	HDA_SDIN0	HDA_SDIN0 - @m72_1ib.M72	23C6 98C6 103B3	HDA_SDIN_CODECC	HDA_SDIN_CODECC - @m72_1ib.M72	103B3	HDA_SDOUT	HDA_SDOUT - @m72_1ib.M72	23B8 98C6 103B3	HDA_SDOUT_R	HDA_SDOUT_R - @m72_1ib.M72	23B6 103B3	HDA_SYNC	HDA_SYNC - @m72_1ib.M72	23C8 98C6 103C3	HDA_SYNC_R	HDA_SYNC_R - @m72_1ib.M72	23C6 103C3	HDD_THRMD_N	HDD_THRMD_N - @m72_1ib.M72	55A5 55B7 10B8A3	HDD_THRMD_P	HDD_THRMD_P - @m72_1ib.M72	55A4 55B7 10B8A3	IDR_CSEL	IDR_CSEL - @m72_1ib.M72	44B5	IDR_DASP_L	IDR_DASP_L - @m72_1ib.M72	44B5	IDR_DASP_L_DS	IDR_DASP_L_DS - @m72_1ib.M72	44B6	IDR_I0CS16_PU	IDR_I0CS16_PU - @m72_1ib.M72	44C4	IDR_IRQ14	IDR_IRQ14 - @m72_1ib.M72	23B4 44C6 103D3	IDR_PDA<0>	IDR_PDA<0> - @m72_1ib.M72	23B4 44B5	IDR_PDA<2, 0>	IDR_PDA<2, 0> - @m72_1ib.M72	103D3	IDR_PDA<1>	IDR_PDA<1> - @m72_1ib.M72	23B4 44B5	IDR_PDA<3>	IDR_PDA<3> - @m72_1ib.M72	23B4 44B4	IDR_PDCS1_L	IDR_PDCS1_L - @m72_1ib.M72	23B4 44B5 103D3	IDR_PDCS3_L	IDR_PDCS3_L - @m72_1ib.M72	23B4 44B4 103D3	IDR_PDD<0>	IDR_PDD<0> - @m72_1ib.M72	23C4 44C5	IDR_PDD<8, 0>	IDR_PDD<8, 0> - @m72_1ib.M72	103D3	IDR_PDD<1>	IDR_PDD<1> - @m72_1ib.M72	23C4 44C5	IDR_PDD<2>	IDR_PDD<2> - @m72_1ib.M72	23B4 44C5	IDR_PDD<3>	IDR_PDD<3> - @m72_1ib.M72	23B4 44C5	IDR_PDD<4>	IDR_PDD<4> - @m72_1ib.M72	23B4 44C5	IDR_PDD<6>	IDR_PDD<6> - @m72_1ib.M72	23B4 44C5	IDR_PDD<7>	IDR_PDD<7> - @m72_1ib.M72	23B4 44C5	IDR_PDD<8>	IDR_PDD<8> - @m72_1ib.M72	23B4 44C4	IDR_PDD<9>	IDR_PDD<9> - @m72_1ib.M72	7B8 23B4 44C4 103D3	IDR_PDD<10>	IDR_PDD<10> - @m72_1ib.M72	23B4 44C4	IDR_PDD<15, 10>	IDR_PDD<15, 10> - @m72_1ib.M72	103D3	IDR_PDD<11>	IDR_PDD<11> - @m72_1ib.M72	23B4 44C4	IDR_PDD<12>	IDR_PDD<12> - @m72_1ib.M72	23B4 44C4	IDR_PDD<13>	IDR_PDD<13> - @m72_1ib.M72	23B4 44C4	IDR_PDD<14>	IDR_PDD<14> - @m72_1ib.M72	23B4 44C4	IDR_PDD<15>	IDR_PDD<15> - @m72_1ib.M72	23B4 44C5	IDR_PDDACK_L	IDR_PDDACK_L - @m72_1ib.M72	23B4 44C4 103D3	IDR_PDDREQ	IDR_PDDREQ - @m72_1ib.M72	23A4 44B6 103D3	IDR_PDIORDY	IDR_PDIORDY - @m72_1ib.M72	7B8 23A4 44C4 103D3	IDR_PDIOR_L	IDR_PDIOR_L - @m72_1ib.M72	7C8 23B4 44C4 103D3	IDR_PDIOW_L	IDR_PDIOW_L - @m72_1ib.M72	23B4 44C5 103D3	IMVP6_BOOT1	IMVP6_BOOT1 - @m72_1ib.M72	71A6 71D4	IMVP6_BOOT1_RC	IMVP6_BOOT1_RC - @m72_1ib.M72	71A6 71D4	IMVP6_BOOT2	IMVP6_BOOT2 - @m72_1ib.M72	71A4 71C4	IMVP6_BOOT2_RC	IMVP6_BOOT2_RC - @m72_1ib.M72	71A4 71C4







	8	7	6	5	4	3	2	1
D	<p>SMBUS_SMC_B_S0_SDA</p> <p>+SMB_REMOTE_TEMP_SCL - @m72_lib.M72 5283 5582 +SMB_CPU_THRM_SCL - @m72_lib.M72 5203 5522 SMB_B_S0_CLK - @m72_lib.M72 49A5 52C5 +SMB_REMOTE_TEMP_SDA - @m72_lib.M72 5283 5582 +SMB_CPU_THRM_SDA - @m72_lib.M72 5203 5522 +SMBUS_MINI_SCL - @m72_lib.M72 34B3 52B3 SMBUS_SMC_B_S0_SDA - @m72_lib.M72 5283 5582 +SMBUS_MINI_SDA - @m72_lib.M72 34B3 52B3 +SMB_REMOTE_TEMP_SDA - @m72_lib.M72 5283 5582 +SMB_CPU_THRM_SDA - @m72_lib.M72 5203 5522 SMB_B_S0_DATA - @m72_lib.M72 49A5 52B5 +SMB_REMOTE_TEMP_SDA - @m72_lib.M72 5283 5582 +SMB_CPU_THRM_SDA - @m72_lib.M72 5203 5522 +SMBUS_MINI_SDA - @m72_lib.M72 34B3 52B3 SMBUS_SMC_MGMT_SCL - @m72_lib.M72 5282 10683 SMBUS_MGMT_CLK - @m72_lib.M72 49C5 5283</p> <p>SMBUS_SMC_MGMT_SDA</p> <p>SMBUS_SMC_MGMT_SDA - @m72_lib.M72 5282 10683 SMB_MGMT_DATA - @m72_lib.M72 49C5 5283 SMB_CLK - @m72_lib.M72 2505 52D8 103A3 +SMBUS_CK505_SCL - @m72_lib.M72 29B5 52D6 SMBUS_SB_SCL - @m72_lib.M72 52D7 +I2C_DIMM_A_SCL - @m72_lib.M72 31A6 52D6 +I2C_DIMM_B_SCL - @m72_lib.M72 32A6 52C6 SMBUS_SB_SCL - @m72_lib.M72 52D7 +SMBUS_CK505_SCL - @m72_lib.M72 29B5 52D6 +I2C_DIMM_B_SCL - @m72_lib.M72 32A6 52C6 +I2C_DIMM_A_SCL - @m72_lib.M72 31A6 52D6 SMB_DATA - @m72_lib.M72 2505 52D8 103A3 +SMBUS_CK505_SDA - @m72_lib.M72 29B5 52D6 SMBUS_SB_SDA - @m72_lib.M72 52D7 +I2C_DIMM_A_SDA - @m72_lib.M72 31A6 52D6 +I2C_DIMM_B_SDA - @m72_lib.M72 32A6 52C6 SMBUS_SB_SDA - @m72_lib.M72 52D7 +SMBUS_CK505_SDA - @m72_lib.M72 29B5 52D6 +I2C_DIMM_B_SDA - @m72_lib.M72 32A6 52C6 +I2C_DIMM_A_SDA - @m72_lib.M72 31A6 52D6 SMB_ME_CLK - @m72_lib.M72 52A7 52A8 103A3 SMBUS_SB_ME_SCL - @m72_lib.M72 52A7 SMB_ME_DATA - @m72_lib.M72 25D5 52A8 103A3 SMBUS_SB_ME_SDA - @m72_lib.M72 52A7 SMB_ADAPTER_EN - @m72_lib.M72 49D5 50C5 TP_SMC_ADAPTER_EN - @m72_lib.M72 50C3 SMB_BATT_ISENSE - @m72_lib.M72 49C5 50B5 SMB_NB_V25_ISENSE - @m72_lib.M72 49C5 50B5 UNUSED_SMC_SENSE - @m72_lib.M72 50A2 50B3 50B3 50B3 50B3 SMB_PBUS_VSENSE - @m72_lib.M72 49C5 50B5 SMB_DCIN_ISENSE - @m72_lib.M72 49C5 50B5 UNUSED_SMC_SENSE - @m72_lib.M72 50A2 50B3 50B3 50B3 50B3 SMB_PBUS_VSENSE - @m72_lib.M72 49C5 50B5 SMB_NB_V25_ISENSE - @m72_lib.M72 49C5 50B5 SMB_DCIN_ISENSE - @m72_lib.M72 49C5 50B5 SMB_BC_ACOK - @m72_lib.M72 49C5 50B2 SMB_BS_ALARM_L - @m72_lib.M72 49B5 50A2 SMB_CASE_OPEN - @m72_lib.M72 49C5 53C5 SMB_CPU_ISENSE - @m72_lib.M72 49C5 53D6 SMB_EXCARD_CP - @m72_lib.M72 49B8 50A2 SMB_EXCARD_OC_L - @m72_lib.M72 49B8 50B2 SMB_EXCARD_PWR_EN - @m72_lib.M72 49B8 50B5 TP_SMC_EXCARD_PWR_EN - @m72_lib.M72 50B3 SMB_EXTAL - @m72_lib.M72 49C3 50C8 SMB_FAN_0_CTL - @m72_lib.M72 49A8 56D8 SMB_FAN_0_TACH - @m72_lib.M72 49A8 56C8 SMB_FAN_1_CTL - @m72_lib.M72 49A8 56B8 SMB_FAN_1_TACH - @m72_lib.M72 49A8 56A8 SMB_FAN_2_CTL - @m72_lib.M72 49A8 57D8 SMB_FAN_2_TACH - @m72_lib.M72 49A8 57C8 SMB_FAN_3_CTL - @m72_lib.M72 49A8 50C5 TP_SMC_FAN_3_CTL - @m72_lib.M72 50C3 SMB_FAN_3_TACH - @m72_lib.M72 49A8 50C5 TP_SMC_FAN_3_TACH - @m72_lib.M72 50C3 SMB_FWE - @m72_lib.M72 49A5 50B2 SMB_GFX_OVERTEMP_L - @m72_lib.M72 49A8 85C8 SMB_GFX_THROTTLE_L - @m72_lib.M72 49C8 85B7 SMB_GPU_ISENSE - @m72_lib.M72 49C5 53C1 SMB_GPU_VSENSE - @m72_lib.M72 49C5 53D2 SMB_KBC_MDE - @m72_lib.M72 49C2 SMB_LID - @m72_lib.M72 49B5 50B2 SMB_LRESET_L - @m72_lib.M72 7C6 2081 49C8 SMB_MANUAL_RST_L - @m72_lib.M72 50D7 SMB_MDI - @m72_lib.M72 7D4 49C1 51B6 SMB_MXM_VSENSE_R - @m72_lib.M72 53D3 SMB_NMI - @m72_lib.M72 7C4 49C1 51B4 SMB_ODD_DETECT - @m72_lib.M72 49B8 50B2 SMB_ONOFF_L - @m72_lib.M72 49C5 50D2 50C5 SMB_P14 - @m72_lib.M72 49B8 50D5 TP_SMC_P14 - @m72_lib.M72 50D3 SMB_P20 - @m72_lib.M72 49C8 50D5 TP_SMC_P20 - @m72_lib.M72 50D3 SMB_P21 - @m72_lib.M72 49C8 50D5 TP_SMC_P21 - @m72_lib.M72 50D3 SMB_P22 - @m72_lib.M72 49C8 50C5 TP_SMC_P22 - @m72_lib.M72 50D3 SMB_P23 - @m72_lib.M72 49C8 50C5 TP_SMC_P23 - @m72_lib.M72 50D3 SMB_P26 - @m72_lib.M72 49C8 50C5 TP_SMC_P26 - @m72_lib.M72 50D3 SMB_P27 - @m72_lib.M72 49C8 50C5 TP_SMC_P27 - @m72_lib.M72 50D3 SMB_P43 - @m72_lib.M72 49C8 50C5 TP_SMC_P43 - @m72_lib.M72 50D3 SMB_P44 - @m72_lib.M72 49C8 50C5 TP_SMC_P44 - @m72_lib.M72 50D3 SMB_P45 - @m72_lib.M72 49C8 50C5 TP_SMC_P45 - @m72_lib.M72 50D3 SMB_P46 - @m72_lib.M72 49B8 50B5 TP_SMC_P46 - @m72_lib.M72 50B3 SMB_P62 - @m72_lib.M72 49D5 50C5 TP_SMC_P62 - @m72_lib.M72 50D3 SMB_P63 - @m72_lib.M72 49D5 50C5 TP_SMC_P63 - @m72_lib.M72 50D3 SMB_P64 - @m72_lib.M72 49D5 50C5 TP_SMC_P64 - @m72_lib.M72 50D3 SMB_P67 - @m72_lib.M72 49C5 50B2 SMB_P81 - @m72_lib.M72 49C5 50C5 TP_SMC_P81 - @m72_lib.M72 50D3 SMB_PA0 - @m72_lib.M72 49B8 50B2 SMB_PA1 - @m72_lib.M72 49B8 50B2 SMB_PB0 - @m72_lib.M72 49B8 50B2 SMB_PFO - @m72_lib.M72 49B5 50C5 SMB_PFP1 - @m72_lib.M72 49B5 50C5 TP_SMC_PFP1 - @m72_lib.M72 50C3 SMB_PFP3 - @m72_lib.M72 49B5 50B2</p>	<p>SMC_PG0 - @m72_lib.M72 49A5 50B2 SMC_PH4 - @m72_lib.M72 49A5 50B2 SMC_PM_G2_EN - @m72_lib.M72 49D5 50C5 TP_SMC_PM_G2_EN - @m72_lib.M72 50C3 SMC_PROCHOT - @m72_lib.M72 49A5 50C1 SMC_PROCHOT_3_3_L - @m72_lib.M72 49C5 50D1 SMC_RESET_L - @m72_lib.M72 7C4 7C6 49C3 50D6 51B4 SMC_RSTGATE_L - @m72_lib.M72 49D8 50B5 TP_SMC_RSTGATE_L - @m72_lib.M72 49C3 50B5 SMC_RUNTIME_SCI_L - @m72_lib.M72 25C8 49B8 SMC_RX_L - @m72_lib.M72 7C4 46D5 49B8 49C5 50B2 SMC_SUS_CLK - @m72_lib.M72 49C5 50C3 SUS_CLK_SB - @m72_lib.M72 25D3 50C2 SMC_SYS_KBDLED - @m72_lib.M72 49B8 50B5 TP_SMC_SYS_KBDLED - @m72_lib.M72 50B3 SMC_SYS_LED - @m72_lib.M72 49C8 50A5 50A8 SMC_WAKE_SCIL_L - @m72_lib.M72 49C3 25C8 49C5 SMC_TDI - @m72_lib.M72 7D4 49B5 50B2 51B4 SMC_TDO - @m72_lib.M72 7D4 49B5 50B2 51B6 SMC_THRMTRIP - @m72_lib.M72 49A5 50C1 SMC_TMS - @m72_lib.M72 7D4 49B5 50B2 51B6 SMC_TRST_L - @m72_lib.M72 7D4 49C1 51B6 SMC_TX_L - @m72_lib.M72 7D4 46D5 49B8 49C5 50B2 SMC_VCL - @m72_lib.M72 49D2 SMC_WAKE_SCIL_L - @m72_lib.M72 49C3 25C8 49C5 SMB_ONOFF_L - @m72_lib.M72 49A5 50B5 SMS_ONOFF_L - @m72_lib.M72 50B3 TP_SMS_ONOFF_L - @m72_lib.M72 50B3 SMS_X_AXIS - @m72_lib.M72 49A8 50D5 10B1 NC_SMS_X_AXIS - @m72_lib.M72 50D3 SMS_Y_AXIS - @m72_lib.M72 49A8 50D5 10B1 NC_SMS_Y_AXIS - @m72_lib.M72 50D3 SMS_Z_AXIS - @m72_lib.M72 49A8 50D5 10B1 NC_SMS_Z_AXIS - @m72_lib.M72 50D3 SPL_A_SCLX_R - @m72_lib.M72 61B4 103A3 SPL_A_SO_R - @m72_lib.M72 7B3 61B4 103A3 SPL_B_SCLX_R - @m72_lib.M72 103A3 SPL_B_SI_R - @m72_lib.M72 103A3 SPL_B_SO - @m72_lib.M72 103A3 SPL_B_SO_R - @m72_lib.M72 103A3 SPL_CE_L&lt;0&gt; - @m72_lib.M72 7B3 61B6 103A3 SPL_CE_L&lt;1&gt; - @m72_lib.M72 103A3 SPL_CE_R&lt;0&gt; - @m72_lib.M72 24C5 61B7 103A3 SPL_HOLD_L - @m72_lib.M72 61B5 SPL_HOLD_L - @m72_lib.M72 61B5 SPL_SCLX - @m72_lib.M72 7B3 61B6 103A3 SPL_SCLX_R - @m72_lib.M72 7A8 24C5 61B7 103A3 SPL_SI - @m72_lib.M72 103A3 SPL_SI_R - @m72_lib.M72 24C5 61B3 103A3 SPL_SO - @m72_lib.M72 7A8 24C5 61B3 103A3 SPL_WP_L - @m72_lib.M72 61B5 SYSLED_SW - @m72_lib.M72 50A4 SYS_LED_ANODE - @m72_lib.M72 50A6 SYS_LED_ANODE_CONN - @m72_lib.M72 50A3 50A4 50A5 SYS_LED_BIAS - @m72_lib.M72 50A7 SYS_LED_EN - @m72_lib.M72 50A8 SYS_LED_ILIM - @m72_lib.M72 50A6 SYS_LED_IREF - @m72_lib.M72 50A7 SYS_LED_RETURN_CONN - @m72_lib.M72 50A3 50A4 50A5 SYS_LGP_ANODE - @m72_lib.M72 50A4 SYS_LGP_RETURN - @m72_lib.M72 50A4 SYS_ONEWIRE - @m72_lib.M72 49B8 50B2 TMD5_CLK_P - @m72_lib.M72 85A7 94C8 10B3 TMD5_CONN_CLKN - @m72_lib.M72 94C4 94C7 10B3 TMD5_CONN_CLKP - @m72_lib.M72 94B7 94C4 10B3 TMD5_CONN_DN&lt;0&gt; - @m72_lib.M72 94C4 94D6 TMD5_CONN_DN&lt;1&gt; - @m72_lib.M72 10B3 TMD5_CONN_DN&lt;2&gt; - @m72_lib.M72 94C4 94D6 TMD5_CONN_DP&lt;0&gt; - @m72_lib.M72 94C4 94D6 TMD5_CONN_DP&lt;1&gt; - @m72_lib.M72 10B3 TMD5_CONN_DP&lt;2&gt; - @m72_lib.M72 94C4 94D6 TMD5_CONN_DP&lt;3&gt; - @m72_lib.M72 94C6 94D4 TMD5_DATA_N&lt;0&gt; - @m72_lib.M72 85A7 94D8 TMD5_DATA_N&lt;1&gt; - @m72_lib.M72 10B3 TMD5_DATA_N&lt;2&gt; - @m72_lib.M72 85A7 94D8 TMD5_DATA_P&lt;0&gt; - @m72_lib.M72 85A7 94D8 TMD5_DATA_P&lt;1&gt; - @m72_lib.M72 10B3 TMD5_DATA_P&lt;2&gt; - @m72_lib.M72 85A7 94C8 TP_CKS05_PCHMODE - @m72_lib.M72 10B8 49B5 TP_CPU_RSVD0 - @m72_lib.M72 10B8 TP_CPU_RSVD1 - @m72_lib.M72 10B8 TP_CPU_RSVD2 - @m72_lib.M72 10B8 TP_CPU_RSVD3 - @m72_lib.M72 10B8 TP_CPU_RSVD4 - @m72_lib.M72 10B8 TP_CPU_RSVD5 - @m72_lib.M72 10B8 TP_CPU_RSVD6 - @m72_lib.M72 10B8 TP_CPU_RSVD7 - @m72_lib.M72 10B8 TP_CPU_RSVD8 - @m72_lib.M72 10B8 TP_CPU_RSVD9 - @m72_lib.M72 10B8 TP_CPU_TEST3 - @m72_lib.M72 10B4 TP_CPU_TEST5 - @m72_lib.M72 10B4 TP_CPU_TEST6 - @m72_lib.M72 10B4 TP_ENET_GLAN_CLK - @m72_lib.M72 23C6 TP_FW_AVREG - @m72_lib.M72 40B6 TP_FW_CE - @m72_lib.M72 7B3 40B6 TP_FW_FW620_L - @m72_lib.M72 40B6 TP_FW_JAB1_EN - @m72_lib.M72 40B6 TP_FW_MODE_A - @m72_lib.M72 7C3 40B6 TP_FW_NAND_TREE - @m72_lib.M72 40B3 TP_FW_SCIFCLK - @m72_lib.M72 40B3 TP_FW_SCIFDRAIN - @m72_lib.M72 40B3 TP_FW_SCIFDOUT - @m72_lib.M72 40B3 TP_FW_SCIFPMC - @m72_lib.M72 40B3 TP_FW_SDA - @m72_lib.M72 40B3 TP_FW_SE - @m72_lib.M72 7C3 40B6 TP_FW_SM - @m72_lib.M72 7C3 40B6 TP_FW_TCK - @m72_lib.M72 7C3 40C3 TP_FW_TDI - @m72_lib.M72 7C3 40C3 TP_FW_TDO - @m72_lib.M72 7C3 40C3 TP_FW_TMS - @m72_lib.M72 7C3 40C3 TP_FW_VAUX_DISABLE - @m72_lib.M72 40C3 TP_FW_VBUF - @m72_lib.M72 40B6 TP_GPU_DDC_B_CLK - @m72_lib.M72 85A4 TP_GPU_DDC_B_DATA - @m72_lib.M72 85A4 TP_HDA_DOCK_RST_L - @m72_lib.M72 23B6 TP_HDA_SDINI - @m72_lib.M72 23C8 TP_HDA_SDIN2 - @m72_lib.M72 23C8</p>	<p>TP_HDA_SDIN3 - @m72_lib.M72 23C8 TP_LAN_D2R&lt;0&gt; - @m72_lib.M72 23C6 TP_LAN_D2R&lt;1&gt; - @m72_lib.M72 23C6 TP_LAN_D2R&lt;2&gt; - @m72_lib.M72 7D2 23C6 28C4 TP_LAN_R2D&lt;0&gt; - @m72_lib.M72 23C6 TP_LAN_R2D&lt;1&gt; - @m72_lib.M72 23C6 TP_LAN_R2D&lt;2&gt; - @m72_lib.M72 23C6 TP_LAN_RSTSYNC - @m72_lib.M72 23B6 TP_LPC_DR00_L - @m72_lib.M72 23D4 TP_LVDS_A_DATAN3 - @m72_lib.M72 16C6 TP_LVDS_A_DATAP3 - @m72_lib.M72 16C6 TP_LVDS_B_DATAN3 - @m72_lib.M72 16C6 TP_LVDS_B_DATAP3 - @m72_lib.M72 16C6 TP_LVDS_VBG - @m72_lib.M72 15D5 TP_MEM_A_A&lt;15&gt; - @m72_lib.M72 31C3 TP_MEM_A_RCVEN_L - @m72_lib.M72 17B5 TP_MEM_A_A&lt;15&gt; - @m72_lib.M72 32C3 TP_MEM_B_RCVEN_L - @m72_lib.M72 17B2 TP_MEM_CLKN2 - @m72_lib.M72 16C6 TP_MEM_CLKN5 - @m72_lib.M72 16C6 TP_MEM_CLKP2 - @m72_lib.M72 16C6 TP_MEM_CLKP5 - @m72_lib.M72 16C6 TP_NB_CFG&lt;10&gt; - @m72_lib.M72 16B6 TP_NB_CFG&lt;11&gt; - @m72_lib.M72 16B6 TP_NB_CFG&lt;12&gt; - @m72_lib.M72 7C3 16B6 TP_NB_CFG&lt;13&gt; - @m72_lib.M72 7C3 16B6 TP_NB_CFG&lt;14&gt; - @m72_lib.M72 16B6 TP_NB_CFG&lt;15&gt; - @m72_lib.M72 16B6 TP_NB_CFG&lt;17&gt; - @m72_lib.M72 16B6 TP_NB_CFG&lt;18&gt; - @m72_lib.M72 7C3 16B6 TP_NB_NC&lt;1&gt; - @m72_lib.M72 7D2 16A6 TP_NB_NC&lt;2&gt; - @m72_lib.M72 7D2 16A6 TP_NB_NC&lt;3&gt; - @m72_lib.M72 7D2 16A6 TP_NB_NC&lt;4&gt; - @m72_lib.M72 7D2 16A6 TP_NB_NC&lt;5&gt; - @m72_lib.M72 7D2 16A6 TP_NB_NC&lt;6&gt; - @m72_lib.M72 16A6 TP_NB_NC&lt;8&gt; - @m72_lib.M72 16A6 TP_NB_NC&lt;9&gt; - @m72_lib.M72 16A6 TP_NB_NC&lt;10&gt; - @m72_lib.M72 16A6 TP_NB_NC&lt;11&gt; - @m72_lib.M72 16A6 TP_NB_NC&lt;12&gt; - @m72_lib.M72 16A6 TP_NB_NC&lt;13&gt; - @m72_lib.M72 16A6 TP_NB_NC&lt;14&gt; - @m72_lib.M72 16A6 TP_NB_NC&lt;15&gt; - @m72_lib.M72 16A6 TP_NB_NC&lt;16&gt; - @m72_lib.M72 16A6 TP_NB_RSVD&lt;1&gt; - @m72_lib.M72 16D6 TP_NB_RSVD&lt;2&gt; - @m72_lib.M72 16D6 TP_NB_RSVD&lt;3&gt; - @m72_lib.M72 16D6 TP_NB_RSVD&lt;4&gt; - @m72_lib.M72 16D6 TP_NB_RSVD&lt;5&gt; - @m72_lib.M72 16D6 TP_NB_RSVD&lt;6&gt; - @m72_lib.M72 16D6 TP_NB_RSVD&lt;7&gt; - @m72_lib.M72 16D6 TP_NB_RSVD&lt;8&gt; - @m72_lib.M72 16D6 TP_NB_RSVD&lt;9&gt; - @m72_lib.M72 16D6 TP_NB_RSVD&lt;10&gt; - @m72_lib.M72 7B3 16D6 TP_NB_RSVD&lt;11&gt; - @m72_lib.M72 7B3 16D6 TP_NB_RSVD&lt;12&gt; - @m72_lib.M72 7B3 16D6 TP_NB_RSVD&lt;13&gt; - @m72_lib.M72 7B3 16D6 TP_NB_RSVD&lt;14&gt; - @m72_lib.M72 16D6 TP_NB_RSVD&lt;20&gt; - @m72_lib.M72 16D6 TP_NB_RSVD&lt;21&gt; - @m72_lib.M72 16D6 TP_NB_RSVD&lt;22&gt; - @m72_lib.M72 16D6 TP_NB_RSVD&lt;23&gt; - @m72_lib.M72 16C6 TP_NB_RSVD&lt;24&gt; - @m72_lib.M72 16C6 TP_NB_RSVD&lt;25&gt; - @m72_lib.M72 16C6 TP_NB_RSVD&lt;26&gt; - @m72_lib.M72 16C6 TP_NB_RSVD&lt;27&gt; - @m72_lib.M72 16C6 TP_NB_RSVD&lt;34&gt; - @m72_lib.M72 16C6 TP_NB_RSVD&lt;35&gt; - @m72_lib.M72 16C6 TP_NB_RSVD&lt;36&gt; - @m72_lib.M72 16C6 TP_NB_RSVD&lt;41&gt; - @m72_lib.M72 16C6 TP_NB_RSVD&lt;42&gt; - @m72_lib.M72 16C6 TP_NB_RSVD&lt;43&gt; - @m72_lib.M72 16C6 TP_NB_RSVD&lt;44&gt; - @m72_lib.M72 16C6 TP_NB_RSVD&lt;45&gt; - @m72_lib.M72 16C6 TP_PCIE_A_D2R_N - @m72_lib.M72 24D5 TP_PCIE_A_R2D_C_N - @m72_lib.M72 24D5 TP_PCIE_B_D2R_N - @m72_lib.M72 24D5 TP_PCIE_B_D2R_P - @m72_lib.M72 24D5 TP_PCIE_B_R2D_C_N - @m72_lib.M72 24D5 TP_PCIE_B_R2D_C_P - @m72_lib.M72 24D5 TP_PCIE_EXCARD_D2R_N - @m72_lib.M72 24D5 TP_PCIE_EXCARD_D2R_P - @m72_lib.M72 24D5 TP_PCIE_EXCARD_R2D_C_N - @m72_lib.M72 24D5 TP_PCIE_EXCARD_R2D_C_P - @m72_lib.M72 24D5 TP_PCI_PME_L - @m72_lib.M72 24A6 TP_PM_SLP_M_L - @m72_lib.M72 25C3 TP_PM_SLP_S4_L - @m72_lib.M72 25D3 TP_PFSVREG_PLLIN - @m72_lib.M72 76B5 TP_SB_GPI051 - @m72_lib.M72 24B6 TP_SB_GPI053 - @m72_lib.M72 24B6 TP_SB_GPI055 - @m72_lib.M72 24B6 TP_SB_TP3 - @m72_lib.M72 25B5 TP_SB_TP7 - @m72_lib.M72 25C5 TP_SB_TP8 - @m72_lib.M72 23C4 TP_SPI_CE_R_L&lt;1&gt; - @m72_lib.M72 24C5 TP_VCCCL1_05_INTERNA - @m72_lib.M72 26A3 L_REG - @m72_lib.M72 TP_VCCLAN1_05_INTERN - @m72_lib.M72 26A6 TP_VCCLAN1_05_INTERNAL_REG1 - @m72_lib.M72 26A6 AL_REG2 - @m72_lib.M72 TP_VCCSUS1_05_INTERN - @m72_lib.M72 26B3 AL_REG1 - @m72_lib.M72 TP_VCCSUS1_05_INTERNAL_REG2 - @m72_lib.M72 26B3 AL_REG2 - @m72_lib.M72 TP_VCCSUS1_5_INTERNA - @m72_lib.M72 26B3 L_REG1 - @m72_lib.M72 TP_VCCSUS1_5_INTERNAL_REG2 - @m72_lib.M72 26B3 L_REG1 - @m72_lib.M72 TP_XDP_HOOK2 - @m72_lib.M72 13B6 TP_XDP_HOOK3 - @m72_lib.M72 13B6 U5500_TCRIT1 - @m72_lib.M72 55B3 U5500_TCRIT2 - @m72_lib.M72 55B3 U5500_TCRIT3 - @m72_lib.M72 55A3 U7550_VDDQ - @m72_lib.M72 75B5 USB_BT_N - @m72_lib.M72 7A8 24C2 47D3 10B3 USB_BT_P - @m72_lib.M72 7A8 24C2 47D3 10B3 USB_CAMERA_L_N - @m72_lib.M72 47B5 10B3</p>	<p>USB_CAMERA_L_P - @m72_lib.M72 47B5 10B3 USB_CAMERA_N - @m72_lib.M72 7A8 24C2 47B7 10B3 USB_CAMERA_P - @m72_lib.M72 7A8 24C2 47B7 10B3 USB_C_MUXED_N - @m72_lib.M72 46D3 10B3 USB_C_MUXED_P - @m72_lib.M72 46D3 10B3 USB_DEBUGPRT_EN_L - @m72_lib.M72 46C4 49B8 USB_EXCARD_N - @m72_lib.M72 24C2 47B3 10B3 TP_USB_EXCARD_N - @m72_lib.M72 47B1 TP_USB_EXCARD_P - @m72_lib.M72 24C2 47B3 10B3 USB_EXTA_MIXED_N - @m72_lib.M72 10B3 USB_EXTA_MIXED_P - @m72_lib.M72 10B3 USB_EXTA_N - @m72_lib.M72 24C2 46A7 10B3 USB_EXTA_OC_L - @m72_lib.M72 13C3 24C8 46C8 USB_EXTA_P - @m72_lib.M72 24C2 46A7 10B3 USB_EXTB_N - @m72_lib.M72 24C2 46B7 10B3 USB_EXTB_OC_L - @m72_lib.M72 13C3 24C8 46C8 USB_EXTB_P - @m72_lib.M72 24C2 46B7 10B3 USB_EXTC_N - @m72_lib.M72 24C2 46D5 10A3 USB_EXTC_OC_L - @m72_lib.M72 24C8 46D8 USB_EXTC_P - @m72_lib.M72 24C2 46D5 10B3 USB_EXTD_N - @m72_lib.M72 24C2 46B3 10B3 USB_EXTD_OC_L - @m72_lib.M72 13C3 24C8 USB_EXTD_P - @m72_lib.M72 24C2 46B3 10B3 TP_USB_EXTD_P - @m72_lib.M72 46B2 USB_IR_L_N - @m72_lib.M72 47A5 86C5 10B3 USB_IR_L_P - @m72_lib.M72 47A5 86C5 10B3 USB_IR_N - @m72_lib.M72 7A8 24C2 47A7 10B3 USB_IR_P - @m72_lib.M72 7A8 24C2 47A7 10B3 USB_MINI_N - @m72_lib.M72 24C2 34B3 10B3 USB_MINI_P - @m72_lib.M72 24C2 34B3 10B3 USB_PORT0_N - @m72_lib.M72 46A5 10B3 USB_PORT0_P - @m72_lib.M72 46A5 10B3 USB_PORT1_N - @m72_lib.M72 46B5 10B3 USB_PORT1_P - @m72_lib.M72 46B5 10B3 USB_PORT2_N - @m72_lib.M72 46B2 10B3 USB_PORT2_P - @m72_lib.M72 46B2 10B3 USB_PWR_RNA_L - @m72_lib.M72 46D8 USB_RBIAS - @m72_lib.M72 24B3 10A3 USB_TPAD_N - @m72_lib.M72 24C2 47B3 10B3 TP_USB_TPAD_N - @m72_lib.M72 47B2 USB_TPAD_P - @m72_lib.M72 24C2 47B3 10B3 TP_USB_TPAD_P - @m72_lib.M72 47B2 VCCCL1_5V - @m72_lib.M72 26A4 VGA_BLU - @m72_lib.M72 91A4 94C5 10B3 VGA_GRN - @m72_lib.M72 91A4 94C5 10B3 VGA_HSYNC - @m72_lib.M72 91A2 94C5 10B3 VGA_HSYNC_R - @m72_lib.M72 91A3 VGA_RED - @m72_lib.M72 91A4 94C5 10B3 VGA_VSYNC - @m72_lib.M72 91A2 94C5 10B3 VGA_VSYNC_R - @m72_lib.M72 91B3 94C5 10B3 VIDEO_MUX_BLU - @m72_lib.M72 91B7 10B3 VIDEO_MUX_GRN - @m72_lib.M72 91B7 10B3 VIDEO_MUX_RED - @m72_lib.M72 91B7 10B3 VR_PWRGD_CLKEN - @m72_lib.M72 7C4 25C5 28A6 VR_PWRGD_CLKEN_L - @m72_lib.M72 28A8 71C7 WOL_EN - @m72_lib.M72 25B3 WOL_EN - @m72_lib.M72 13C3 24C8 XDP_BPM_L&lt;0&gt; - @m72_lib.M72 10C6 13C6 XDP_BPM_L&lt;4..0&gt; - @m72_lib.M72 100A3 XDP_BPM_L&lt;1&gt; - @m72_lib.M72 10C6 13C6 XDP_BPM_L&lt;2&gt; - @m72_lib.M72 10C6 13C6 XDP_BPM_L&lt;3&gt; - @m72_lib.M72 10C6 13C6 XDP_BPM_L&lt;4&gt; - @m72_lib.M72 10C6 13C6 XDP_BPM_L&lt;5&gt; - @m72_lib.M72 10C5 13C6 100A3 XDP_CPURESET_L - @m72_lib.M72 13B4 XDP_DBRSSET_L - @m72_lib.M72 10C6 13B3 28A5 XDP_OBS20 - @m72_lib.M72 13B6 XDP_PWRGD - @m72_lib.M72 13C6 XDP_TCK - @m72_lib.M72 10A7 10C6 13B6 10A3 XDP_TDI - @m72_lib.M72 10B7 10C6 13B3 10A3 XDP_TDO - @m72_lib.M72 10A7 10C6 13B3 10A3 XDP_TMS - @m72_lib.M72 10B7 10C6 13B3 10A3 XDP_TRST_L - @m72_lib.M72 10A7 10C6 13B3 10A3 YUKON_RSET - @m72_lib.M72 37C2 YUKON_VPD_CLK - @m72_lib.M72 37B2 YUKON_VPD_DATA - @m72_lib.M72 37B2</p>	B			
C								
A								

	8	7	6	5	4	3	2	1
Title:	Cref Part Report							
	m72							
Design:	May 7 16:03:19 2007							
D	C600	CAP_402	m72[6D7]					
	C621	CAP_603	m72[6D6]					
	C622	CAP_805	m72[6D7]					
	C623	CAP_805	m72[6D7]					
	C624	CAP_1210	m72[6D8]					
	C625	CAP_P_6_3X5.5-SM	m72[6D8]					
	C1000	CAP_402	m72[10B5]					
	C1200	CAP_805	m72[12D7]					
	C1201	CAP_805	m72[12D6]					
	C1202	CAP_805	m72[12D6]					
	C1203	CAP_805	m72[12D6]					
	C1204	CAP_805	m72[12D6]					
	C1205	CAP_805	m72[12D5]					
	C1206	CAP_805	m72[12D5]					
	C1207	CAP_805	m72[12D5]					
	C1208	CAP_805	m72[12D4]					
	C1209	CAP_805	m72[12D4]					
	C1210	CAP_805	m72[12C7]					
	C1211	CAP_805	m72[12C6]					
	C1212	CAP_805	m72[12C6]					
	C1213	CAP_805	m72[12C6]					
	C1214	CAP_805	m72[12C6]					
	C1215	CAP_805	m72[12C5]					
	C1216	CAP_805	m72[12C5]					
	C1217	CAP_805	m72[12C5]					
	C1218	CAP_805	m72[12C4]					
	C1219	CAP_805	m72[12C4]					
	C1220	CAP_805	m72[12C7]					
	C1221	CAP_805	m72[12C6]					
	C1222	CAP_805	m72[12C6]					
	C1223	CAP_805	m72[12C6]					
	C1224	CAP_805	m72[12C6]					
	C1225	CAP_805	m72[12C5]					
	C1226	CAP_805	m72[12B7]					
	C1227	CAP_805	m72[12B6]					
	C1228	CAP_805	m72[12B6]					
	C1229	CAP_805	m72[12B6]					
	C1230	CAP_805	m72[12B6]					
	C1231	CAP_805	m72[12B5]					
	C1235	CAP_P_6_3X8-SM	m72[12A3]					
	C1236	CAP_402	m72[12A2]					
	C1237	CAP_402	m72[12A2]					
	C1238	CAP_402	m72[12A2]					
	C1239	CAP_402	m72[12A2]					
	C1240	CAP_402	m72[12A1]					
	C1241	CAP_402	m72[12A1]					
	C1250	CAP_P_CASE-D2-SM1	m72[12B7]					
	C1251	CAP_P_CASE-D2-SM1	m72[12B6]					
	C1252	CAP_P_CASE-D2-SM1	m72[12B5]					
	C1253	CAP_P_CASE-D2-SM1	m72[12B5]					
	C1254	CAP_P_CASE-D2-SM1	m72[12B6]					
	C1255	CAP_P_CASE-D2-SM1	m72[12B5]					
	C1280	CAP_603	m72[12B3]					
	C1281	CAP_402	m72[12B2]					
	C1300	CAP_402	m72[13B5]					
	C1301	CAP_402	m72[13B4]					
	C1410	CAP_402	m72[14A6]					
	C1425	CAP_402	m72[14A7]					
	C1615	CAP_402	m72[16C3]					
	C1616	CAP_402	m72[16C3]					
	C1622	CAP_603	m72[16C1]					
	C1623	CAP_402	m72[16C1]					
	C1624	CAP_603	m72[16C1]					
	C1625	CAP_402	m72[16C1]					
	C1640	CAP_402	m72[16A3]					
	C1801	CAP_402	m72[18A4]					
	C1802	CAP_402	m72[18A4]					
	C1803	CAP_402	m72[18A4]					
	C1804	CAP_402	m72[18A4]					
	C1805	CAP_402	m72[18A5]					
	C1806	CAP_402	m72[18A5]					
	C1807	CAP_402	m72[18A5]					
	C1911	CAP_402	m72[19A3]					
	C1912	CAP_402	m72[19A3]					
	C1913	CAP_402	m72[19A3]					
	C2100	CAP_P_6_3X8-SM	m72[21D7]					
	C2101	CAP_805	m72[21D7]					
	C2102	CAP_402	m72[21D7]					
	C2103	CAP_402	m72[21D6]					
	C2104	CAP_402	m72[21D6]					
	C2110	CAP_805	m72[21C7]					
	C2111	CAP_402	m72[21C7]					
	C2112	CAP_402	m72[21C7]					
	C2113	CAP_402	m72[21C6]					
	C2114	CAP_402	m72[21C6]					
	C2115	CAP_402	m72[21C6]					
	C2120	CAP_P_6_3X8-SM	m72[21C7]					
	C2121	CAP_603	m72[21C7]					
	C2122	CAP_603	m72[21C7]					
	C2123	CAP_603	m72[21C6]					
	C2124	CAP_402	m72[21C6]					
	C2130	CAP_P_6_3X8-SM	m72[21C7]					
	C2131	CAP_805	m72[21C7]					
	C2132	CAP_805	m72[21C7]					
C2135	CAP_402	m72[21C7]						
C2140	CAP_P_6_3X8-SM	m72[21B7]						
C2141	CAP_805	m72[21B7]						
C2142	CAP_805	m72[21B6]						
C2143	CAP_603	m72[21B6]						
C2144	CAP_402-1	m72[21B6]						
C2145	CAP_805	m72[21B6]						
C2146	CAP_603	m72[21B6]						
C2148	CAP_402	m72[21B6]						
C2150	CAP_805	m72[21A7]						
C2151	CAP_402-1	m72[21A6]						
C2160	CAP_402	m72[21A7]						
C2161	CAP_402	m72[21A7]						
C2165	CAP_402	m72[21A7]						
C2170	CAP_603	m72[21D4]						
C2171	CAP_402-1	m72[21D4]						
C2173	CAP_P_SM-CASE-C1	m72[21C4]						
C2174	CAP_603	m72[21C4]						
C2177	CAP_603	m72[21C4]						
C2180	CAP_402	m72[21D2]						
C2181	CAP_805	m72[21D2]						
C2182	CAP_402	m72[21D2]						
C2183	CAP_805	m72[21C3]						
C2184	CAP_402	m72[21C2]						
C2190	CAP_603	m72[21B4]						
C2191	CAP_402	m72[21B4]						
C2192	CAP_402	m72[21B3]						
C2195	CAP_603	m72[21A4]						
C2196	CAP_805	m72[21A3]						
C2197	CAP_402	m72[21A3]						
C2200	CAP_402	m72[22B2]						
C2201	FILTER_3P_A_NFM18	m72[22B2]						
C2213	CAP_603	m72[22B2]						
C2500	CAP_402	m72[25C2]						
C2501	CAP_402	m72[25B2]						
C2600	CAP_402	m72[26A3]						
C2601	CAP_402	m72[26A3]						
C2700	CAP_P_SM-CASE-C1	m72[27C7]						
C2701	CAP_402	m72[27A6]						
C2702	CAP_402	m72[27B1]						
C2703	CAP_402	m72[27C8]						
C2704	CAP_402	m72[27D8]						
C2705	CAP_402	m72[27C7]						
C2706	CAP_805	m72[27C7]						
C2707	CAP_603	m72[27C7]						
C2708	CAP_603	m72[27A6]						
C2711	CAP_402	m72[27D1]						
C2712	CAP_402	m72[27C1]						
C2714	CAP_402	m72[27D1]						
C2715	CAP_402	m72[27C1]						
C2717	CAP_402	m72[27A6]						
C2718	CAP_402	m72[27B1]						
C2719	CAP_402	m72[27D3]						
C2721	CAP_402	m72[27B3]						
C2722	CAP_402	m72[27B1]						
C2723	CAP_402	m72[27B1]						
C2724	CAP_603	m72[27B1]						
C2725	CAP_402	m72[27D3]						
C2726	CAP_402	m72[27C3]						
C2727	CAP_402	m72[27C3]						
C2728	CAP_402	m72[27C3]						
C2729	CAP_402	m72[27D5]						
C2730	CAP_402	m72[27D5]						
C2731	CAP_402	m72[27D5]						
C2732	CAP_603	m72[27B7]						
C2733	CAP_603	m72[27C5]						
C2734	CAP_402	m72[27D5]						
C2735	CAP_603	m72[27A6]						
C2736	CAP_603	m72[27B7]						
C2737	CAP_402	m72[27C3]						
C2738	CAP_402	m72[27C3]						
C2739	CAP_402	m72[27C1]						
C2741	CAP_402	m72[27B3]						
C2805	CAP_402	m72[28D5]						
C2808	CAP_402	m72[28C6]						
C2809	CAP_402	m72[28C6]						
C2810	CAP_402	m72[28D6]						
C2811	CAP_402	m72[28A7]						
C2900	CAP_402	m72[29D7]						
C2901	CAP_603	m72[29D6]						
C2902	CAP_402	m72[29D6]						
C2903	CAP_402	m72[29D6]						
C2904	CAP_402	m72[29D5]						
C2905	CAP_402	m72[29D5]						
C2906	CAP_402	m72[29D5]						
C2907	CAP_603	m72[29C5]						
C2908	CAP_402	m72[29C5]						
C2909	CAP_402	m72[29D4]</						



	8	7	6	5	4	3	2	1
D	PP1457	PROBEPOINT_SM	m72[7B6]					
	PP1458	PROBEPOINT_SM	m72[7B6]					
	PP1459	PROBEPOINT_SM	m72[7B6]					
	PP1460	PROBEPOINT_SM	m72[7B6]					
	PP1461	PROBEPOINT_SM	m72[7B6]					
	PP1462	PROBEPOINT_SM	m72[7B6]					
	PP1463	PROBEPOINT_SM	m72[7B6]					
	PP1464	PROBEPOINT_SM	m72[7B6]					
	PP1465	PROBEPOINT_SM	m72[7B6]					
	PP1466	PROBEPOINT_SM	m72[7B6]					
C	PP2100	PROBEPOINT_SM	m72[7C7]					
	PP2101	PROBEPOINT_SM	m72[7C7]					
	PP2102	PROBEPOINT_SM	m72[7C7]					
	PP2103	PROBEPOINT_SM	m72[7B7]					
	PP2104	PROBEPOINT_SM	m72[7B7]					
	PP2105	PROBEPOINT_SM	m72[7B7]					
	PP2106	PROBEPOINT_SM	m72[7B7]					
	PP2107	PROBEPOINT_SM	m72[7B7]					
	PP2108	PROBEPOINT_SM	m72[7B7]					
	PP2109	PROBEPOINT_SM	m72[7B7]					
B	PP3700	PROBEPOINT_SM	m72[7D5]					
	PP3701	PROBEPOINT_SM	m72[7D5]					
	PP3702	PROBEPOINT_SM	m72[7D5]					
	PP3703	PROBEPOINT_SM	m72[7D5]					
	PP4000	PROBEPOINT_SM	m72[7C5]					
	PP4001	PROBEPOINT_SM	m72[7C5]					
	PP4002	PROBEPOINT_SM	m72[7C5]					
	PP4003	PROBEPOINT_SM	m72[7C5]					
	PP4004	PROBEPOINT_SM	m72[7C5]					
	PP4900	PROBEPOINT_SM	m72[7C5]					
A	Q7100	TRA_MOSFET_NCHN_SP1_	m72[71D3]					
	Q7101	MLP5X6-LFFPAK	m72[71D3]					
	Q7102	TRA_MOSFET_NCHN_SP1_	m72[71C3]					
	Q7103	MLP5X6-LFFPAK	m72[71B3]					
	Q7104	TRA_MOSFET_NCHN_SP1_	m72[71B3]					
	Q7105	MLP5X6-LFFPAK-DFN	m72[71B3]					
	Q7200	TRA_MOSFET_NCHN_SP1_	m72[72C4]					
	Q7201	MLP5X6-LFFPAK	m72[72C4]					
	Q7202	TRA_MOSFET_NCHN_SP1_	m72[72C3]					
	Q7203	MLP5X6-LFFPAK-DFN	m72[72C3]					

	8	7	6	5	4	3	2	1				
D	R5040	RES_402	m72[50B1]	R7064	RES_402	m72[70B6]	R7703	RES_402	m72[77B3]	U5500	LM95214_LLP	m72[55B4]
	R5041	RES_402	m72[50B1]	R7065	RES_402	m72[70C6]	R7704	RES_402	m72[77B3]	U5570	EMC1043_MSOP	m72[55D4]
	R5042	RES_402	m72[50B1]	R7066	RES_402	m72[70C6]	R7705	RES_402	m72[77B3]	U6100	FLASH_SST25VF016B_SO	m72[61C5]
	R5043	RES_402	m72[50B1]	R7070	RES_402	m72[70C7]	R7710	RES_402	m72[77D6]		I_SOI	
	R5046	RES_402	m72[50A1]	R7080	RES_402	m72[70D3]	R7711	RES_402	m72[77D6]	U7010	COMPARATOR_LM339A_SO	m72[70D6]
	R5047	RES_402	m72[50B1]	R7081	RES_402	m72[70D3]	R7712	RES_402	m72[77D4]		I-LF	
	R5048	RES_402	m72[50A1]	R7092	RES_402	m72[70B3]	R7713	RES_402	m72[77C4]	U7052	MC74VHC1G08_SOT23-5	m72[70C2]
	R5050	RES_402	m72[50B6]	R7100	RES_402	m72[71C2]	R7800	RES_402	m72[78D5]		LF	
	R5051	RES_402	m72[50B7]	R7101	RES_603	m72[71C2]	R7801	RES_402	m72[78D5]	U7056	MC74VHC1G08_SOT23-5	m72[70C2]
	R5052	RES_402	m72[50A7]	R7102	RES_1206	m72[71B3]	R7810	RES_402	m72[78D8]		LF	
C	R5053	RES_402	m72[50A6]	R7103	RES_1206	m72[71D3]	R7811	RES_402	m72[78D7]	U7100	ISL6260C_QFN	m72[71C6]
	R5055	RES_402	m72[50A3]	R7104	RES_402	m72[71C1]	R7850	RES_402	m72[78C5]	U7101	ISL6208_QFN	m72[71D5]
	R5056	RES_402	m72[50A3]	R7105	RES_402	m72[71B2]	R7851	RES_402	m72[78C5]	U7102	ISL6208_QFN	m72[71C5]
	R5057	RES_402	m72[50A6]	R7106	RES_603	m72[71B2]	R7870	RES_402	m72[78B7]	U7201	ISL6208_QFN	m72[72C7]
	R5058	RES_402	m72[50A5]	R7107	RES_402	m72[71B1]	R7871	RES_402	m72[78B7]	U7300	ISL6539_SSOP	m72[73C5]
	R5059	RES_402	m72[50A4]	R7108	RES_402	m72[71C8]	R7888	RES_402	m72[78C1]	U7400	ISL6539_SSOP	m72[74C5]
	R5070	RES_402	m72[50D2]	R7109	RES_402	m72[71B7]	R7889	RES_402	m72[78C2]	U7500	ISL6269_QFN	m72[75D6]
	R5071	RES_402	m72[50D3]	R7110	RES_402	m72[71B7]	R7891	RES_402	m72[78D3]	U7571	SM74VHC1G07_SCT0	m72[75D8]
	R5078	RES_402	m72[50D1]	R7111	RES_402	m72[71B8]	R7892	RES_402	m72[78D2]	U7550	LRFG_BD3533FVM_MSOP	m72[75B4]
	R5080	RES_402	m72[50B1]	R7112	RES_402	m72[71D7]	R7893	RES_402	m72[78D3]		8	
B	R5082	RES_402	m72[50B1]	R7114	RES_402	m72[71B7]	R7894	RES_805	m72[78D1]	U7600	LTC3728L_QFN	m72[76C5]
	R5083	RES_402	m72[50A1]	R7115	RES_402	m72[71B4]	R7895	RES_402	m72[78A7]	U7601	COMPARATOR_LM393_SOI	m72[76D6_76A7]
	R5084	RES_402	m72[50A1]	R7116	RES_402	m72[71B4]	R7896	RES_402	m72[78A6]		-1-LF	
	R5086	RES_402	m72[50A1]	R7117	RES_402	m72[71B5]	R7897	RES_402	m72[78B6]	U7710	TPS62050_MSOP	m72[77D5]
	R5087	RES_402	m72[50B1]	R7118	RES_402	m72[71B5]	R7898	RES_402	m72[78B6]	U7750	TPS62510_BGA	m72[77B4]
	R5088	RES_402	m72[50A1]	R7119	RES_402	m72[71C8]	R8500	RES_402	m72[85C7]	U8570	EEPROM_M24C02_S08	m72[85D2]
	R5090	RES_402	m72[50B1]	R7120	RES_402	m72[71D7]	R8501	RES_402	m72[85C5]	U9130	VFDRO_TS3V330_SOP	m72[91B7]
	R5091	RES_402	m72[50B1]	R7121	RES_402	m72[71D7]	R8502	RES_402	m72[85C7]	U9160	74LVCL1G25LF_SOT23-5	m72[91B4]
	R5092	RES_402	m72[50B1]	R7122	RES_402	m72[71A4]	R8503	RES_402	m72[85A4]	U9161	74LVCL1G25LF_SOT23-5	m72[91A4]
	R5093	RES_402	m72[50B1]	R7123	RES_402	m72[71A4]	R8505	RES_402	m72[85B4]	VR5065	VREF_REF3133_SOT23-3	m72[50B8]
A	R5094	RES_402	m72[50B1]	R7126	THERMISTOR_402	m72[71C8]	R8570	RES_402	m72[85D3]	XW4900	SHORT_SM	m72[49C2]
	R5096	RES_402	m72[50B1]	R7127	RES_402	m72[71C7]	R9000	RES_402	m72[90C8]	XW5309	SHORT_SM	m72[53D7]
	R5190	RES_402	m72[51B2]	R7130	RES_402	m72[71B4]	R9001	RES_402	m72[90C7]	XW5350	SHORT_SM	m72[53C3]
	R5191	RES_402	m72[51C3]	R7131	THERMISTOR_0603-LF	m72[71B4]	R9002	RES_805	m72[90C8]	XW5500	SHORT_SM	m72[55A4]
	R5192	RES_402	m72[51C4]	R7140	RES_603	m72[71B1]	R9003	RES_805	m72[90C8]	XW5501	SHORT_SM	m72[55A4]
	R5200	RES_402	m72[52D7]	R7141	RES_603	m72[71C1]	R9070	RES_402	m72[90B7]	XW5502	SHORT_SM	m72[55A4]
	R5201	RES_402	m72[52D7]	R7142	RES_402	m72[71B4]	R9074	RES_402	m72[90B2]	XW5503	SHORT_SM	m72[55D7]
	R5230	RES_402	m72[52A7]	R7143	RES_402	m72[71C4]	R9075	RES_402	m72[90B2]	XW7100	SHORT_SM	m72[71A6]
	R5231	RES_402	m72[52A7]	R7197	RES_402	m72[71D6]	R9090	RES_805	m72[90C6]	XW7101	SHORT_SM	m72[71B2]
	R5250	RES_402	m72[52D4]	R7199	RES_402	m72[71C7]	R9099	RES_402	m72[90C8]	XW7102	SHORT_SM	m72[71B1]
R5251	RES_402	m72[52D4]	R7200	RES_402	m72[72C3]	R9140	RES_402	m72[91A6]	XW7103	SHORT_SM	m72[71D2]	
R5260	RES_402	m72[52C4]	R7201	RES_603	m72[72B3]	R9141	RES_402	m72[91B6]	XW7104	SHORT_SM	m72[71D1]	
R5261	RES_402	m72[52C4]	R7203	RES_1206	m72[72C3]	R9142	RES_402	m72[91B6]	XW7203	SHORT_SM	m72[72C3]	
R5270	RES_402	m72[52D2]	R7204	RES_402	m72[72C2]	R9160	RES_402	m72[91B3]	XW7204	SHORT_SM	m72[72C2]	
R5271	RES_402	m72[52D2]	R7241	RES_603	m72[72C2]	R9161	RES_402	m72[91A3]	XW7300	SHORT_SM	m72[73B4]	
R5280	RES_402	m72[52C2]	R7250	RES_402	m72[72C5]	R9400	RES_402	m72[94D7]	XW7400	SHORT_SM	m72[74B4]	
R5281	RES_402	m72[52B2]	R7300	RES_402	m72[73B7]	R9402	RES_402	m72[94D7]	XW7500	SHORT_SM	m72[75A5]	
R5290	RES_402	m72[52B2]	R7301	RES_402	m72[73B7]	R9403	RES_402	m72[94D7]	XW7600	SHORT_SM	m72[76A5]	
R5291	RES_402	m72[52B2]	R7306	RES_1206	m72[73C7]	R9404	RES_402	m72[94C7]	Y2800	CRYSTAL_4PIN_SM-LF	m72[28C7]	
R5309	RES_402	m72[53D7]	R7310	RES_1206	m72[73A3]	R9405	RES_402	m72[94C7]	Y2901	CRYSTAL_5X3.2-SM	m72[29C6]	
R5339	RES_402	m72[53B7]	R7311	RES_1206	m72[73A3]	R9408	RES_402	m72[94C7]	Y3750	CRYSTAL_SM-3-LF	m72[37B5]	
R5340	RES_402	m72[53A8]	R7312	RES_1206	m72[73A3]	R9409	RES_402	m72[94C7]	Y4000	CRYSTAL_HC49-USMD	m72[40B7]	
R5341	RES_402	m72[53B7]	R7313	RES_1206	m72[73A3]	R9410	RES_402	m72[94D2]	Y5020	CRYSTAL_SM-4	m72[50C8]	
R5342	RES_402	m72[53B7]	R7321	RES_402	m72[73C5]	R9411	RES_402	m72[94D2]	ZH500	HOLE_VIA	m72[7C1]	
R5343	RES_1206	m72[53B5]	R7323	RES_402	m72[73B5]	R9412	RES_402	m72[94D2]	ZH501	HOLE_VIA	m72[7C1]	
R5350	RES_2512-1	m72[53C3]	R7331	RES_402	m72[73C5]	R9413	RES_402	m72[94C2]	ZH502	HOLE_VIA	m72[7C1]	
R5351	RES_402	m72[53C3]	R7356	RES_1206	m72[73C2]	R9414	RES_402	m72[94C2]	ZH503	HOLE_VIA	m72[7C1]	
R5352	RES_402	m72[53C2]	R7361	RES_402	m72[73C3]	R9415	RES_402	m72[94B7]	ZH504	HOLE_VIA	m72[7B1]	
R5353	RES_402	m72[53B3]	R7371	RES_402	m72[73C3]	R9420	RES_402	m72[94D1]	ZH505	HOLE_VIA	m72[7B1]	
R5354	RES_402	m72[53D3]	R7382	RES_402	m72[73C4]	R9421	RES_402	m72[94D1]	ZH506	HOLE_VIA	m72[7B1]	
R5355	RES_402	m72[53D3]	R7383	RES_402	m72[73B4]	R9422	RES_402	m72[94C2]	ZH507	HOLE_VIA	m72[7B1]	
R5370	RES_402	m72[53C7]	R7384	RES_402	m72[73B4]	RP3300	RP4K4P_SM-LF	m72[33C4_33C4_33C4_33C4]	ZH508	HOLE_VIA	m72[7B1]	
R5500	RES_402	m72[55B2]	R7390	RES_402	m72[73B2]	RP3305	RP4K4P_SM-LF	m72[33B4_33C4_33C4_33C4]	ZH509	HOLE_VIA	m72[7B1]	
R5501	RES_402	m72[55A2]	R7391	RES_402	m72[73B2]	RP3310	RP4K4P_SM-LF	m72[33D4_33A4_33A4_33A4]	ZH510	HOLE_VIA	m72[7C1]	
R5510	RES_402	m72[55B3]	R7400	RES_402	m72[74B7]	RP3330	RP4K4P_SM-LF	m72[33D4_33B4_33B4_33B4]	ZH511	HOLE_VIA	m72[7C1]	
R5511	RES_402	m72[55B3]	R7401	RES_402	m72[74B7]	RP3334	RP4K4P_SM-LF	m72[33B4_33B4_33B4_33B4]	ZH512	HOLE_VIA	m72[7C1]	
R5512	RES_402	m72[55B3]	R7406	RES_1206	m72[74C7]	RP3338	RP4K4P_SM-LF	m72[33A4_33B4_33B4_33A4]	ZH513	HOLE_VIA	m72[7C1]	
R5570	RES_402	m72[55D4]	R7421	RES_402	m72[74C5]	RP3342	RP4K4P_SM-LF	m72[33B4_33C4_33C4_33C4]	ZH514	HOLE_VIA	m72[7B1]	
R5600	RES_402	m72[56C7]	R7423	RES_402	m72[74B5]	RP3346	RP4K4P_SM-LF	m72[33D4_33C4_33B4_33C4]	ZH515	HOLE_VIA	m72[7B1]	
R5601	RES_402	m72[56A7]	R7431	RES_402	m72[74C5]	RP3350	RP4K4P_SM-LF	m72[33B4_33A4_33B4_33B4]	ZH516	HOLE_VIA	m72[7B1]	
R5602	RES_1206	m72[56D6]	R7456	RES_1206	m72[74C2]	RP3354	RP4K4P_SM-LF	m72[33B4_33A4_33A4_33B4]	ZH517	HOLE_VIA	m72[7B1]	
R5603	RES_805	m72[56D5]	R7461	RES_402	m72[74C4]	RP3358	RP4K4P_SM-LF	m72[33C4_33C4_33C4_33C4]	ZH518	HOLE_VIA	m72[7B1]	
R5605	RES_805	m72[56D5]	R7471	RES_402	m72[74C3]	RP3362	RP4K4P_SM-LF	m72[33A4_33C4_33D4_33A4]	ZH519	HOLE_VIA	m72[7B1]	
R5606	RES_402	m72[56D6]	R7483	RES_402	m72[74B4]	S5000	SWI_TACT_4SM_EVQPH_S	m72[50D8]	ZH520	HOLE_VIA	m72[7C1]	
R5607	RES_805	m72[56B5]	R7490	RES_402	m72[74B2]	M-LF			ZH521	HOLE_VIA	m72[7C1]	
R5609	RES_805	m72[56B5]	R7491	RES_402	m72[74B2]	S5010	SWI_TACT_4SM_EVQPH_S	m72[50C7]	ZH522	HOLE_VIA	m72[7C1]	
R5610	RES_1206	m72[56B6]	R7500	RES_402	m72[75D5]	M-LF			ZH523	HOLE_VIA	m72[7C1]	
R5611	RES_402	m72[56B6]	R7501	RES_402	m72[75C2]	SC0700	SPRING_CLIP_LP_EMI_C	m72[7B6]	ZH524	HOLE_VIA	m72[7B1]	
R5698	RES_402	m72[56A7]	R7504	RES_402	m72[75D7]	LIP-SM1			ZH525	HOLE_VIA	m72[7B1]	
R5699	RES_402	m72[56C7]	R7505	RES_402	m72[75C7]	SC0701	SPRING_CLIP_LP_EMI_C	m72[7B5]	ZH526	HOLE_VIA	m72[7B1]	
R5700	RES_402	m72[57C7]	R7506	RES_402	m72[75C7]	LIP-SM1			ZH527	HOLE_VIA	m72[7B1]	
R5701	RES_805	m72[57D5]	R7507	RES_402	m72[75D5]	SC0702	SPRING_CLIP_LP_EMI_C	m72[7B5]	ZH528	HOLE_VIA	m72[7B1]	
R5703	RES_805	m72[57D5]	R7508	RES_402	m72[75C7]	LIP-SM1			ZH529	HOLE_VIA	m72[7B1]	
R5704	RES_1206	m72[57D5]	R7510	RES_402	m72[75C4]	SDF0717	PCB_STANDOFF	m72[7A3]	ZH0700	MTGHOLE	m72[7A3]	
R5705	RES_402	m72[57B6]	R7521	RES_402	m72[7							